From WikiChip
Difference between revisions of "intel/xeon d/d-1559"
(Created page with "{{intel title|Xeon D-1559}} {{mpu | name = Intel Xeon D-1559 | image = | image size = | no image = Yes | caption...") |
|||
Line 64: | Line 64: | ||
}} | }} | ||
The '''{{intel|Xeon D}}-1559''' is a {{arch|64}} octa-core [[x86-64]] microserver SoC that was introduced by [[Intel]] in April of 2016. The D-1559 operates at 1.5 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the [[intel/microarchitectures/broadwell|Broadwell]] [[microarchitecture]] and manufactured in [[14 nm process]], has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4). | The '''{{intel|Xeon D}}-1559''' is a {{arch|64}} octa-core [[x86-64]] microserver SoC that was introduced by [[Intel]] in April of 2016. The D-1559 operates at 1.5 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the [[intel/microarchitectures/broadwell|Broadwell]] [[microarchitecture]] and manufactured in [[14 nm process]], has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4). | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}} | ||
+ | {{cache info | ||
+ | |l1i cache=384 KB | ||
+ | |l1i break=12x32 KB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1i extra=(per core) | ||
+ | |l1d cache=384 KB | ||
+ | |l1d break=12x32 KB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d extra=(per core) | ||
+ | |l2 cache=3 MB | ||
+ | |l2 break=12x256 KB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 extra=(per core) | ||
+ | |l3 cache=18 MB | ||
+ | |l3 break=8x1.5 MB | ||
+ | |l3 desc= | ||
+ | |l3 extra=(per core) | ||
+ | }} |
Revision as of 14:27, 7 May 2016
Template:mpu The Xeon D-1559 is a 64-bit octa-core x86-64 microserver SoC that was introduced by Intel in April of 2016. The D-1559 operates at 1.5 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4).
Cache
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 384 KB "KB" is not declared as a valid unit of measurement for this property. |
12x32 KB 8-way set associative (per core) |
L1D$ | 384 KB "KB" is not declared as a valid unit of measurement for this property. |
12x32 KB 8-way set associative (per core) |
L2$ | 3 MB "MB" is not declared as a valid unit of measurement for this property. |
12x256 KB 8-way set associative (per core) |
L3$ | 18 MB "MB" is not declared as a valid unit of measurement for this property. |
8x1.5 MB (per core) |
Facts about "Xeon D-1559 - Intel"
l1d$ description | 8-way set associative + |
l1i$ description | 8-way set associative + |
l2$ description | 8-way set associative + |