From WikiChip
Difference between revisions of "intel/xeon d/d-1559"
< intel‎ | xeon d

(Created page with "{{intel title|Xeon D-1559}} {{mpu | name = Intel Xeon D-1559 | image = | image size = | no image = Yes | caption...")
 
Line 64: Line 64:
 
}}
 
}}
 
The '''{{intel|Xeon D}}-1559''' is a {{arch|64}} octa-core [[x86-64]] microserver SoC that was introduced by [[Intel]] in April of 2016. The D-1559 operates at 1.5 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the [[intel/microarchitectures/broadwell|Broadwell]] [[microarchitecture]] and manufactured in [[14 nm process]], has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4).
 
The '''{{intel|Xeon D}}-1559''' is a {{arch|64}} octa-core [[x86-64]] microserver SoC that was introduced by [[Intel]] in April of 2016. The D-1559 operates at 1.5 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the [[intel/microarchitectures/broadwell|Broadwell]] [[microarchitecture]] and manufactured in [[14 nm process]], has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4).
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}}
 +
{{cache info
 +
|l1i cache=384 KB
 +
|l1i break=12x32 KB
 +
|l1i desc=8-way set associative
 +
|l1i extra=(per core)
 +
|l1d cache=384 KB
 +
|l1d break=12x32 KB
 +
|l1d desc=8-way set associative
 +
|l1d extra=(per core)
 +
|l2 cache=3 MB
 +
|l2 break=12x256 KB
 +
|l2 desc=8-way set associative
 +
|l2 extra=(per core)
 +
|l3 cache=18 MB
 +
|l3 break=8x1.5 MB
 +
|l3 desc=
 +
|l3 extra=(per core)
 +
}}

Revision as of 15:27, 7 May 2016

Template:mpu The Xeon D-1559 is a 64-bit octa-core x86-64 microserver SoC that was introduced by Intel in April of 2016. The D-1559 operates at 1.5 GHz with a turbo frequency of 2.1 GHz. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 45 W and can support up to 128 GB of RAM (DDR3L/DDR4).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 384 KB
"KB" is not declared as a valid unit of measurement for this property.
 		12x32 KB 8-way set associative (per core)
L1D$ 384 KB
"KB" is not declared as a valid unit of measurement for this property.
 		12x32 KB 8-way set associative (per core)
L2$ 3 MB
"MB" is not declared as a valid unit of measurement for this property.
 		12x256 KB 8-way set associative (per core)
L3$ 18 MB
"MB" is not declared as a valid unit of measurement for this property.
 		8x1.5 MB (per core)
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_d/d-1559&oldid=18059"
Facts about "Xeon D-1559 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon D-1559 - Intel#pcie +
back imageFile:broadwell de (back).png +
base frequency1,500 MHz (1.5 GHz, 1,500,000 kHz) +
bus typeDMI 2.0 +
clock multiplier15 +
core count12 +
core family6 +
core model6 +
core nameBroadwell DE +
core steppingY0 +
designerIntel +
die area306.18 mm² (0.475 in², 3.062 cm², 306,180,000 µm²) +
familyXeon D +
first announcedApril 2016 +
first launchedApril 2016 +
full page nameintel/xeon d/d-1559 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureTrusted Execution Technology +, Transactional Synchronization Extensions +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Secure Key Technology + and OS Guard +
has intel enhanced speedstep technologytrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size768 KiB (786,432 B, 0.75 MiB) +
l1d$ description8-way set associative +
l1d$ size384 KiB (393,216 B, 0.375 MiB) +
l1i$ description8-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description8-way set associative +
l2$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ description16-way set associative +
l3$ size18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) +
ldateApril 2016 +
main imageFile:broadwell de (front).png +
manufacturerIntel +
market segmentServer + and Embedded +
max cpu count1 +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth31.78 GiB/s (32,542.72 MiB/s, 34.124 GB/s, 34,123.515 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels2 +
max operating temperature85 °C +
max sata ports6 +
max usb ports4 +
microarchitectureBroadwell +
min operating temperature-40 °C +
model numberD-1559 +
nameXeon D-1559 +
packageFCBGA-1667 +
part numberGG8067402570801 +
platformGrangeville +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 727.00 (€ 654.30, £ 588.87, ¥ 75,120.91) +
release price (tray)$ 727.00 (€ 654.30, £ 588.87, ¥ 75,120.91) +
s-specSR2M5 +
seriesD-1500 +
smp max ways1 +
supported memory typeDDR4-2133 +
tdp45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technologyCMOS +
thread count24 +
transistor count4,700,000,000 +
turbo frequency (1 core)2,100 MHz (2.1 GHz, 2,100,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +