Semiconductor & Computer Engineering
m (added intel) |
(Spelling/grammar fixes) |
||
| Line 1: | Line 1: | ||
| − | '''Crystal Well''' is the codename for the L4 cache, a discrete [[eDRAM]] silicon die, which is featured in the [[Iris Pro]]-equipped Intel [[Haswell]] microprocessors. The eDRAM silicon die is separate from the main [[Haswell]] die but is | + | '''Crystal Well''' is the codename for the L4 cache, a discrete [[eDRAM]] silicon die, which is featured in the [[Iris Pro]]-equipped Intel [[Haswell]] microprocessors. The eDRAM silicon die is separate from the main [[Haswell]] die but is packaged together with it. Crystal Well based processors started shipping in the third quarter of 2013. |
| − | Crystal Well is a true 128MB [[L4 Cache|L4$]] which could be utilized by the core itself, not just by the [[Iris Pro]]'s [[framebuffer]]. I.E. L3$ values that gets evicted go into | + | Crystal Well is a true 128MB [[L4 Cache|L4$]] which could be utilized by the core itself, not just by the [[Iris Pro]]'s [[framebuffer]]. I.E. L3$ values that gets evicted go into L4$. The L4$ caches serve GPU and CPU memory accesses; memory is partitioned between the two. If the GPU is disabled, such as when a discrete GPU is installed, the L4$ will be used exclusively by the CPU. |
| − | [[Intel]] has not | + | [[Intel]] has not disclosed many technical specs regarding how the Crystal Well die communicates with the main die. Intel has stated that the cache is capable of delivering 100GB/s bandwidth (50GB/s in each direction). |
== Processors == | == Processors == | ||
| Line 18: | Line 18: | ||
|[[Intel Core i7|Core i7]] || [[Intel Core i7-4750HQ|4750HQ]] ||Q3 2013 ||4 ||8 ||2 GHz ||22 nm ||47 W || 37.5mm x 32mm | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4750HQ|4750HQ]] ||Q3 2013 ||4 ||8 ||2 GHz ||22 nm ||47 W || 37.5mm x 32mm | ||
|- | |- | ||
| − | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4960HQ|4960HQ]] ||Q4 2013 ||4 ||8 ||2.6 GHz ||22 nm ||47 W || 37.5mm x | + | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4960HQ|4960HQ]] ||Q4 2013 ||4 ||8 ||2.6 GHz ||22 nm ||47 W || 37.5mm x 32mm |
|- | |- | ||
|[[Intel Core i7|Core i7]] || [[Intel Core i7-4770R|4770R]] ||Q2 2013 ||4 ||8 ||3.2 GHz ||22 nm ||65 W || 37.5mm x 32mm | |[[Intel Core i7|Core i7]] || [[Intel Core i7-4770R|4770R]] ||Q2 2013 ||4 ||8 ||3.2 GHz ||22 nm ||65 W || 37.5mm x 32mm | ||
Revision as of 14:23, 4 March 2015
Crystal Well is the codename for the L4 cache, a discrete eDRAM silicon die, which is featured in the Iris Pro-equipped Intel Haswell microprocessors. The eDRAM silicon die is separate from the main Haswell die but is packaged together with it. Crystal Well based processors started shipping in the third quarter of 2013.
Crystal Well is a true 128MB L4$ which could be utilized by the core itself, not just by the Iris Pro's framebuffer. I.E. L3$ values that gets evicted go into L4$. The L4$ caches serve GPU and CPU memory accesses; memory is partitioned between the two. If the GPU is disabled, such as when a discrete GPU is installed, the L4$ will be used exclusively by the CPU.
Intel has not disclosed many technical specs regarding how the Crystal Well die communicates with the main die. Intel has stated that the cache is capable of delivering 100GB/s bandwidth (50GB/s in each direction).
Processors
| Crystal Well Processors | ||||||||
|---|---|---|---|---|---|---|---|---|
| Family | Number | Launch Date | Cores | Threads | Clock | Lithography | TDP | Die Size |
| Core i7 | 4950HQ | Q3 2013 | 4 | 8 | 2.4 GHz | 22 nm | 47 W | 37.5mm x 32mm |
| Core i7 | 4850HQ | Q3 2013 | 4 | 8 | 2.3 GHz | 22 nm | 47 W | 37.5mm x 32mm |
| Core i7 | 4750HQ | Q3 2013 | 4 | 8 | 2 GHz | 22 nm | 47 W | 37.5mm x 32mm |
| Core i7 | 4960HQ | Q4 2013 | 4 | 8 | 2.6 GHz | 22 nm | 47 W | 37.5mm x 32mm |
| Core i7 | 4770R | Q2 2013 | 4 | 8 | 3.2 GHz | 22 nm | 65 W | 37.5mm x 32mm |
| Core i5 | 4570R | Q2 2013 | 4 | 8 | 2.7 GHz | 22 nm | 65 W | 37.5mm x 32mm |
| Core i5 | 4670R | Q2 2013 | 4 | 8 | 3 GHz | 22 nm | 65 W | 37.5mm x 32mm |