From WikiChip
Difference between revisions of "intel/xeon e3/e3-1230 v5"
(ckykwitvka) |
(del spam) |
||
| Line 1: | Line 1: | ||
{{intel title|Xeon E3-1230 v5}} | {{intel title|Xeon E3-1230 v5}} | ||
{{chip | {{chip | ||
| − | + | |name=Xeon E3-1230 V5 | |
| − | + | |image=skylake dt (front).png | |
| − | |name= | + | |designer=Intel |
| − | | | + | |manufacturer=Intel |
| − | + | |model number=E3-1230 v5 | |
| − | + | |part number=CM8066201921713 | |
| − | + | |part number 2=BX80662E31230V5 | |
| − | + | |s-spec=SR2CN | |
| − | + | |s-spec 2=SR2LE | |
| − | + | |market=Server | |
| − | + | |first announced=October 19, 2015 | |
| − | + | |first launched=October 19, 2015 | |
| − | + | |last order=October 26, 2018 | |
| − | + | |last shipment=April 12, 2019 | |
| − | + | |release price=$261.00 | |
| − | |designer | + | |family=Xeon E3 |
| − | |manufacturer= | + | |series=E3-1200 v5 |
| − | + | |locked=Yes | |
| − | + | |frequency=3,400 MHz | |
| − | + | |turbo frequency1=3,800 MHz | |
| − | + | |turbo frequency=Yes | |
| − | |model number= | + | |bus type=DMI 3.0 |
| − | + | |bus links=4 | |
| − | + | |bus rate=8 GT/s | |
| − | + | |clock multiplier=34 | |
| − | + | |cpuid=506E3 | |
| − | + | |isa=x86-64 | |
| − | + | |isa family=x86 | |
| − | |part number | + | |microarch=Skylake |
| − | |part number | + | |platform=Greenlow |
| − | + | |chipset=Sunrise Point | |
| − | + | |core name=Skylake DT | |
| − | + | |core family=6 | |
| − | + | |core model=94 | |
| − | + | |core stepping=R0 | |
| − | + | |process=14 nm | |
| − | + | |technology=CMOS | |
| − | + | |die area=122 mm² | |
| − | + | |word size=64 bit | |
| − | + | |core count=4 | |
| − | + | |thread count=8 | |
| − | + | |max cpus=1 | |
| − | + | |max memory=64 GiB | |
| − | + | |v core min=0.55 V | |
| − | + | |v core max=1.52 V | |
| − | + | |tdp=80 W | |
| − | + | |tjunc min=0 °C | |
| − | + | |tjunc max=100 °C | |
| − | + | |tstorage min=-25 °C | |
| − | + | |tstorage max=125 °C | |
| − | + | |package module 1={{packages/intel/lga-1151}} | |
| − | |||
| − | |||
| − | |s-spec | ||
| − | |s-spec | ||
| − | |||
| − | |||
| − | |||
| − | |market | ||
| − | |first announced= | ||
| − | |first launched= | ||
| − | |last order= | ||
| − | |last shipment= | ||
| − | |release price= | ||
| − | |||
| − | |||
| − | |family= | ||
| − | |||
| − | |series= | ||
| − | | | ||
| − | |frequency | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |turbo frequency1= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |turbo frequency= | ||
| − | |bus type= | ||
| − | |||
| − | |bus links= | ||
| − | |bus rate= | ||
| − | |clock multiplier= | ||
| − | |cpuid= | ||
| − | |||
| − | |||
| − | |||
| − | |isa= | ||
| − | |||
| − | |||
| − | |isa | ||
| − | |||
| − | |microarch | ||
| − | |||
| − | |||
| − | |platform= | ||
| − | |||
| − | |||
| − | |||
| − | |chipset | ||
| − | |core name= | ||
| − | |||
| − | |||
| − | |||
| − | |core family= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |core model | ||
| − | |||
| − | |core stepping | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |process | ||
| − | |||
| − | |technology= | ||
| − | |die area= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |word size= | ||
| − | |core count= | ||
| − | |thread count= | ||
| − | |max | ||
| − | |max memory | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |v core min= | ||
| − | |v core max= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |tdp | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |tjunc min= | ||
| − | |tjunc max= | ||
| − | |||
| − | |||
| − | |tstorage min= | ||
| − | |tstorage max= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |package module 1= | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''Xeon E3-1230 v5''' is an entry-level server and workstation {{arch|64}} [[quad-core]] [[x86]] microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 3.4 GHz with turbo boost of 3.8 GHz. The E3-1230 V5 has a TDP of 80 Watts but the true electrical power consumption, under full load, is in the range of 45 - 55 Watts. It supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has no [[integrated graphics processor]]. | '''Xeon E3-1230 v5''' is an entry-level server and workstation {{arch|64}} [[quad-core]] [[x86]] microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 3.4 GHz with turbo boost of 3.8 GHz. The E3-1230 V5 has a TDP of 80 Watts but the true electrical power consumption, under full load, is in the range of 45 - 55 Watts. It supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has no [[integrated graphics processor]]. | ||
Latest revision as of 21:04, 12 December 2024
| Edit Values | ||||||||||||
| Xeon E3-1230 V5 | ||||||||||||
| General Info | ||||||||||||
| Designer | Intel | |||||||||||
| Manufacturer | Intel | |||||||||||
| Model Number | E3-1230 v5 | |||||||||||
| Part Number | CM8066201921713, BX80662E31230V5 | |||||||||||
| S-Spec | SR2CN, SR2LE | |||||||||||
| Market | Server | |||||||||||
| Introduction | October 19, 2015 (announced) October 19, 2015 (launched) | |||||||||||
| End-of-life | October 26, 2018 (last order) April 12, 2019 (last shipment) | |||||||||||
| Release Price | $261.00 | |||||||||||
| Shop | Amazon | |||||||||||
| General Specs | ||||||||||||
| Family | Xeon E3 | |||||||||||
| Series | E3-1200 v5 | |||||||||||
| Locked | Yes | |||||||||||
| Frequency | 3,400 MHz | |||||||||||
| Turbo Frequency | Yes | |||||||||||
| Turbo Frequency | 3,800 MHz (1 core) | |||||||||||
| Bus type | DMI 3.0 | |||||||||||
| Bus rate | 4 × 8 GT/s | |||||||||||
| Clock multiplier | 34 | |||||||||||
| CPUID | 506E3 | |||||||||||
| Microarchitecture | ||||||||||||
| ISA | x86-64 (x86) | |||||||||||
| Microarchitecture | Skylake | |||||||||||
| Platform | Greenlow | |||||||||||
| Chipset | Sunrise Point | |||||||||||
| Core Name | Skylake DT | |||||||||||
| Core Family | 6 | |||||||||||
| Core Model | 94 | |||||||||||
| Core Stepping | R0 | |||||||||||
| Process | 14 nm | |||||||||||
| Technology | CMOS | |||||||||||
| Die | 122 mm² | |||||||||||
| Word Size | 64 bit | |||||||||||
| Cores | 4 | |||||||||||
| Threads | 8 | |||||||||||
| Max Memory | 64 GiB | |||||||||||
| Multiprocessing | ||||||||||||
| Max SMP | 1-Way (Uniprocessor) | |||||||||||
| Electrical | ||||||||||||
| Vcore | 0.55 V-1.52 V | |||||||||||
| TDP | 80 W | |||||||||||
| Tjunction | 0 °C – 100 °C | |||||||||||
| Tstorage | -25 °C – 125 °C | |||||||||||
| Packaging | ||||||||||||
| ||||||||||||
Xeon E3-1230 v5 is an entry-level server and workstation 64-bit quad-core x86 microprocessor introduced by Intel in October 2015. This Skylake-based chip operates at 3.4 GHz with turbo boost of 3.8 GHz. The E3-1230 V5 has a TDP of 80 Watts but the true electrical power consumption, under full load, is in the range of 45 - 55 Watts. It supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has no integrated graphics processor.
Cache[edit]
- Main article: Skylake § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
Expansions[edit]
|
Expansion Options
|
||||||||
|
||||||||
Graphics[edit]
This chip has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon E3-1230 v5 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1230 v5 - Intel#io + and Xeon E3-1230 v5 - Intel#package + |
| base frequency | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| bus type | DMI 3.0 + |
| chipset | Sunrise Point + |
| clock multiplier | 34 + |
| core count | 4 + |
| core family | 6 + |
| core model | 94 + |
| core name | Skylake DT + |
| core stepping | R0 + |
| core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
| core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
| cpuid | 506E3 + |
| designer | Intel + |
| die area | 122 mm² (0.189 in², 1.22 cm², 122,000,000 µm²) + |
| family | Xeon E3 + |
| first announced | October 19, 2015 + |
| first launched | October 19, 2015 + |
| full page name | intel/xeon e3/e3-1230 v5 + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Trusted Execution Technology +, Intel vPro Technology +, Transactional Synchronization Extensions +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions + |
| has intel enhanced speedstep technology | true + |
| has intel secure key technology | true + |
| has intel supervisor mode execution protection | true + |
| has intel trusted execution technology | true + |
| has intel turbo boost technology 2 0 | true + |
| has intel vpro technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has locked clock multiplier | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
| last order | October 26, 2018 + |
| last shipment | April 12, 2019 + |
| ldate | October 19, 2015 + |
| main image | |
| manufacturer | Intel + |
| market segment | Server + |
| max cpu count | 1 + |
| max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
| max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
| max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 16 + |
| max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
| microarchitecture | Skylake + |
| min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
| model number | E3-1230 v5 + |
| name | Xeon E3-1230 V5 + |
| package | FCLGA-1151 + |
| part number | CM8066201921713 + and BX80662E31230V5 + |
| platform | Greenlow + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 261.00 (€ 234.90, £ 211.41, ¥ 26,969.13) + |
| s-spec | SR2CN + and SR2LE + |
| series | E3-1200 v5 + |
| smp max ways | 1 + |
| socket | LGA-1151 + |
| supported memory type | DDR3L-1600 + and DDR4-2133 + |
| tdp | 80 W (80,000 mW, 0.107 hp, 0.08 kW) + |
| technology | CMOS + |
| thread count | 8 + |
| turbo frequency (1 core) | 3,800 MHz (3.8 GHz, 3,800,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |
| x86/has memory protection extensions | true + |
| x86/has software guard extensions | true + |