From WikiChip
Difference between revisions of "intel/microarchitectures/gracemont"
< intel‎ | microarchitectures

(→‎Architecture)
Line 71: Line 71:
 
** AVX2
 
** AVX2
 
** AVX-VNNI
 
** AVX-VNNI
 +
 +
== Bibliography ==
 +
* Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs (wikichip)

Revision as of 04:43, 21 August 2021

Edit Values
Gracemont µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2021
Process10 nm
Pipeline
TypeSuperscalar
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND, XSAVE, XSAVEOPT, FSGSBASE, PTWRITE, RDPID, SGX, UMIP, GFNI-SSE, CLWB, ENCLV, SHA
Succession

Gracemont is Intel's successor to Tremont, a 10 nm microarchitecture for ultra-low power devices and microservers.

Codenames

Platform Core Name PCH
Grand Ridge

Process Technology

Gracemont is designed to take advantage of the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)).

Architecture

Key changes from Tremont

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
  • Core
    • Front-End
      • Larger Level 1 instruction cache - 64KB per core from 32KB per core
      • Add OD-ILD (on-demand instruction length decoder)
    • Back-End
      • Increased ROBs to 256 (from 208)
      • wide issue (17-wide)
      • 4 ALU SIMD (from 3)
  • Memory
    • DDR5 (from DDR4)
  • I/O
    • PCIe 4.0 (from 3.0)
  • New Instructions
    • AVX2
    • AVX-VNNI

Bibliography

  • Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs (wikichip)
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/gracemont&oldid=99187"
Facts about "Gracemont - Microarchitectures - Intel"
RDF feed
codenameGracemont +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/gracemont +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameGracemont +
process10 nm (0.01 μm, 1.0e-5 mm) +