From WikiChip
Difference between revisions of "intel/microarchitectures/gracemont"
(→Key changes from {{\\|Tremont}}) |
(updating node conventions) |
||
Line 51: | Line 51: | ||
== Process Technology == | == Process Technology == | ||
− | Gracemont is designed to take advantage of Intel | + | Gracemont is designed to take advantage of the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)). |
== Architecture == | == Architecture == |
Revision as of 14:31, 11 August 2021
Edit Values | |
Gracemont µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2021 |
Process | 10 nm |
Pipeline | |
Type | Superscalar |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Instructions | |
ISA | x86-64 |
Extensions | MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND, XSAVE, XSAVEOPT, FSGSBASE, PTWRITE, RDPID, SGX, UMIP, GFNI-SSE, CLWB, ENCLV, SHA |
Succession | |
Gracemont is Intel's successor to Tremont, a 10 nm microarchitecture for ultra-low power devices and microservers.
Codenames
Platform | Core Name | PCH |
---|---|---|
Grand Ridge |
Process Technology
Gracemont is designed to take advantage of the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)).
Architecture
Key changes from Tremont
- Core
- Larger Level 1 instruction cache - 64KB per core from 32KB per core
- Memory
- DDR5 (from DDR4)
- I/O
- PCIe 4.0 (from 3.0)
Facts about "Gracemont - Microarchitectures - Intel"
codename | Gracemont + |
designer | Intel + |
first launched | 2021 + |
full page name | intel/microarchitectures/gracemont + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Gracemont + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |