From WikiChip
Difference between revisions of "intel/microarchitectures/diamond rapids"
(https://www.intel.com/content/www/us/en/newsroom/news/bold-multiyear-xeon-roadmap-accelerate-data-center-leadership-growth.html#gs.prljv2) |
|||
Line 5: | Line 5: | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
− | |introduction= | + | |introduction=2025 |
|process=7 nm | |process=7 nm | ||
|isa=x86-64 | |isa=x86-64 | ||
Line 11: | Line 11: | ||
|predecessor link=intel/microarchitectures/granite rapids | |predecessor link=intel/microarchitectures/granite rapids | ||
}} | }} | ||
− | '''Diamond Rapids''' ('''DMR''') is [[Intel]]'s successor to {{\\|Granite Rapids}}, | + | '''Diamond Rapids''' ('''DMR''') is [[Intel]]'s successor to {{\\|Granite Rapids}}, an Intel 20A or 18A process [[microarchitecture]] for enthusiasts and servers. |
== Process Technology == | == Process Technology == | ||
− | Diamond Rapids is planned for Intel's | + | Diamond Rapids is planned for Intel's 20A or 18A process. |
== Architecture == | == Architecture == |
Revision as of 05:34, 21 February 2022
Edit Values | |
Diamond Rapids µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2025 |
Process | 7 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Diamond Rapids (DMR) is Intel's successor to Granite Rapids, an Intel 20A or 18A process microarchitecture for enthusiasts and servers.
Process Technology
Diamond Rapids is planned for Intel's 20A or 18A process.
Architecture
Key changes from Granite Rapids
- Core
- Platform
This list is incomplete; you can help by expanding it.
Facts about "Diamond Rapids - Microarchitectures - Intel"
codename | Diamond Rapids + |
designer | Intel + |
first launched | 2025 + |
full page name | intel/microarchitectures/diamond rapids + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Diamond Rapids + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |