From WikiChip
Difference between revisions of "Talk:ibm/microarchitectures/z15"
< Talk:ibm

(L4 associativity)
 
Line 8: Line 8:
  
 
I believe the L4 on the z15 SC is 60 way set associative not 40 way
 
I believe the L4 on the z15 SC is 60 way set associative not 40 way
 +
 +
 +
Kurnal：I made a Die shot of IBM Telum, but I couldn't find the registration page or write data about Telum

Latest revision as of 12:09, 29 November 2022

This is the discussion page for the ibm/microarchitectures/z15 page.
  • Please use this page to discuss possible errors, inconsistencies, omissions, changes, and further clarifications regarding the content of ibm/microarchitectures/z15.
  • If you are looking for a particular model that's missing, please add its name to this page.

Transistors[edit]

According to IBM redpapers, the SC chip has 9.7 billion transistors but the wiki entry shows 12.2 billion? — Preceding unsigned comment added by 99.82.166.5 (talk • contribs)

The Red Book is wrong. The SC chip has 12.2 billion xtors. Anyway 9.7 wouldn't even make sense (I think they originally mistakenly said 9.2B) because the z14 is 9.2B and they added 288 MiB of eDRAM which just the bitcells alone is 2.5B xtors + 2.5 caps, not including the rest of the logic. --David (talk) 11:41, 9 May 2020 (EDT)


I believe the L4 on the z15 SC is 60 way set associative not 40 way


Kurnal：I made a Die shot of IBM Telum, but I couldn't find the registration page or write data about Telum

Retrieved from "https://en.wikichip.org/w/index.php?title=Talk:ibm/microarchitectures/z15&oldid=100964"