From WikiChip
Difference between revisions of "intel/xeon silver/4215r"
< intel‎ | xeon silver

(4215R)
 
Line 1: Line 1:
 
{{intel title|Xeon Silver 4215R}}
 
{{intel title|Xeon Silver 4215R}}
−
{{chip}}
+
{{chip
 +
|name=Xeon Silver 4215R
 +
|image=cascade lake sp (front).png
 +
|designer=Intel
 +
|manufacturer=Intel
 +
|model number=4215R
 +
|market=Server
 +
|first announced=February 24, 2020
 +
|first launched=February 24, 2020
 +
|release price (tray)=$794.00
 +
|family=Xeon Silver
 +
|series=4200
 +
|frequency=3,200 MHz
 +
|turbo frequency1=4,000 MHz
 +
|bus type=DMI 3.0
 +
|bus links=4
 +
|bus rate=8 GT/s
 +
|clock multiplier=32
 +
|isa=x86-64
 +
|isa family=x86
 +
|microarch=Cascade Lake
 +
|platform=Purley
 +
|chipset=Lewisburg
 +
|core name=Cascade Lake SP
 +
|core family=6
 +
|process=14 nm
 +
|technology=CMOS
 +
|word size=64 bit
 +
|core count=8
 +
|thread count=16
 +
|max memory=1 TiB
 +
|max cpus=2
 +
|smp interconnect=UPI
 +
|smp interconnect links=2
 +
|smp interconnect rate=9.6 GT/s
 +
|tdp=130 W
 +
|tcase min=0 °C
 +
|tcase max=79 °C
 +
|package name 1=intel,fclga_3647
 +
|predecessor=Xeon Silver 4215
 +
|predecessor link=intel/xeon silver/4215
 +
}}

Revision as of 10:08, 28 February 2020

Edit Values
Xeon Silver 4215R
cascade lake sp (front).png
General Info
DesignerIntel
ManufacturerIntel
Model Number4215R
MarketServer
IntroductionFebruary 24, 2020 (announced)
February 24, 2020 (launched)
Release Price$794.00 (tray)
ShopAmazon
General Specs
FamilyXeon Silver
Series4200
Frequency3,200 MHz
Turbo Frequency4,000 MHz (1 core)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier32
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCascade Lake
PlatformPurley
ChipsetLewisburg
Core NameCascade Lake SP
Core Family6
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores8
Threads16
Max Memory1 TiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
InterconnectUPI
Interconnect Links2
Interconnect Rate9.6 GT/s
Electrical
TDP130 W
Tcase0 °C – 79 °C
Packaging
PackageFCLGA-3647 (FCLGA)
Dimension76.16 mm × 56.6 mm
Pitch0.8585 mm × 0.9906 mm
Contacts3647
SocketSocket P, LGA-3647
Succession
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_silver/4215r&oldid=96236"
Facts about "Xeon Silver 4215R - Intel"
RDF feed
base frequency3,200 MHz (3.2 GHz, 3,200,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier32 +
core count8 +
core family6 +
core nameCascade Lake SP +
designerIntel +
familyXeon Silver +
first announcedFebruary 24, 2020 +
first launchedFebruary 24, 2020 +
full page nameintel/xeon silver/4215r +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
ldateFebruary 24, 2020 +
main imageFile:cascade lake sp (front).png +
manufacturerIntel +
market segmentServer +
max case temperature352.15 K (79 °C, 174.2 °F, 633.87 °R) +
max cpu count2 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
microarchitectureCascade Lake +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number4215R +
nameXeon Silver 4215R +
packageFCLGA-3647 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 794.00 (€ 714.60, £ 643.14, ¥ 82,044.02) +
release price (tray)$ 794.00 (€ 714.60, £ 643.14, ¥ 82,044.02) +
series4200 +
smp interconnectUPI +
smp interconnect links2 +
smp interconnect rate9.6 GT/s +
smp max ways2 +
socketSocket P + and LGA-3647 +
tdp130 W (130,000 mW, 0.174 hp, 0.13 kW) +
technologyCMOS +
thread count16 +
turbo frequency (1 core)4,000 MHz (4 GHz, 4,000,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +