From WikiChip
Difference between revisions of "Template:interconnect arch"

(initial template)
 
Line 5: Line 5:
 
* [[Network On A Chip]]
 
* [[Network On A Chip]]
 
<div class="header">General</div>
 
<div class="header">General</div>
 +
{{collist
 +
| count = 3
 +
|
 
* [[accelerated graphics port|AGP]]
 
* [[accelerated graphics port|AGP]]
 
* [[extended industry standard architecture|EISA]]
 
* [[extended industry standard architecture|EISA]]
Line 23: Line 26:
 
* {{intel|ultrapath interconnect|UPI}}
 
* {{intel|ultrapath interconnect|UPI}}
 
* [[vesa local bus|VLB]]
 
* [[vesa local bus|VLB]]
 +
}}
 
<div class="header">Peripheral</div>
 
<div class="header">Peripheral</div>
 
* [[1-wire|1-Wire]]
 
* [[1-wire|1-Wire]]

Revision as of 00:52, 4 May 2018

Concepts
General
Peripheral
Storage Devices
Audio Devices
v · d · e
Retrieved from "https://en.wikichip.org/w/index.php?title=Template:interconnect_arch&oldid=77590"