From WikiChip
Difference between revisions of "amd/k6-2/k6-2-200afr"
< amd‎ | k6-2

m (Bot: moving all {{mpu}} to {{chip}})
 
Line 1: Line 1:
 
{{amd title|K6-2/200AFR}}
 
{{amd title|K6-2/200AFR}}
 
{{chip
 
{{chip
−
| name               = K6-2/200AFR
+
|name=K6-2/200AFR
−
| no image           = No
+
|no image=No
−
| image              =
+
|designer=AMD
−
| image size          =
+
|manufacturer=AMD
−
| caption            =
+
|model number=K6-2/200AFR
−
| designer           = AMD
+
|part number=AMD-K6-2/200AFR
−
| manufacturer       = AMD
+
|market=Desktop
−
| model number       = K6-2/200AFR
+
|first announced=May 28, 1998
−
| part number         = AMD-K6-2/200AFR
+
|first launched=June 4, 1998
−
| part number 2      =
+
|family=K6-2
−
| part number 3      =
+
|series=K6-2 Desktop
−
| part number 4      =
+
|frequency=200 MHz
−
| market             = Desktop
+
|bus type=FSB
−
| first announced     = May 28, 1998
+
|bus speed=66.66 MHz
−
| first launched     = June 4, 1998
+
|bus rate=66.66 MT/s
−
| last order          =
+
|clock multiplier=3
−
| last shipment      =
+
|cpuid=580
−
 
+
|microarch=K6-2
−
| family             = K6-2
+
|platform=Super 7
−
| series             = K6-2 Desktop
+
|core name=Chomper
−
| locked              =
+
|core family=5
−
| frequency           = 199.99 MHz
+
|core model=8
−
| bus type           = FSB
+
|core stepping=0
−
| bus speed           = 66.66 MHz
+
|process=0.25 µm
−
| bus rate           = 66.66 MT/s
+
|transistors=9,300,000
−
| clock multiplier   = 3
+
|technology=CMOS
−
| cpuid               = 580
+
|word size=32 bit
−
 
+
|core count=1
−
| microarch           = K6-2
+
|thread count=1
−
| platform           = Super 7
+
|max cpus=1
−
| chipset            =
+
|max memory=4 GiB
−
| core name           = Chomper
+
|power=12.2 W
−
| core family         = 5
+
|v core=2.2 V
−
| core model         = 8
+
|v core tolerance=0.1 V
−
| core stepping       = 0
+
|v io=3.3675 V
−
| process             = 0.25 µm
+
|v io tolerance=7%
−
| transistors         = 9,300,000
+
|tcase min=0 °C
−
| technology         = CMOS
+
|tcase max=70 °C
−
| die size            = 81 mm²
+
|tstorage min=-65 °C
−
| word size           = 32 bit
+
|tstorage max=150 °C
−
| core count         = 1
+
|die size=81 mm²
−
| thread count       = 1
+
|packaging=Yes
−
| max cpus           = 1
+
|package 0=CPGA-321
−
| max memory         = 4 GiB
+
|package 0 type=CPGA
−
 
+
|package 0 pins=321
−
 
+
|package 0 pitch=1.27 mm
−
| power               = 12.2 W
+
|package 0 width=49.53 mm
−
| v core             = 2.2 V
+
|package 0 length=49.53 mm
−
| v core tolerance   = 0.1 V
+
|package 0 height=3.27 mm
−
| v io               = 3.3675 V
+
|socket 0=Super 7
−
| v io tolerance     = 7%
+
|socket 0 type=PGA-321
−
| sdp                =
+
|socket 0 2=Socket 7
−
| tdp                =
+
|socket 0 2 type=PGA-321
−
| temp min            =
 
−
| temp max            =
 
−
| tjunc min          =
 
−
| tjunc max          =
 
−
| tcase min           = 0 °C
 
−
| tcase max           = 70 °C
 
−
| tstorage min       = -65 °C
 
−
| tstorage max       = 150 °C
 
−
 
 
−
| packaging           = Yes
 
−
| package 0           = CPGA-321
 
−
| package 0 type     = CPGA
 
−
| package 0 pins     = 321
 
−
| package 0 pitch     = 1.27 mm
 
−
| package 0 width     = 49.53 mm
 
−
| package 0 length   = 49.53 mm
 
−
| package 0 height   = 3.27 mm
 
−
| socket 0           = Super 7
 
−
| socket 0 type       = PGA-321
 
−
| socket 0 2         = Socket 7
 
−
| socket 0 2 type     = PGA-321
 
 
}}
 
}}
 
'''K6-2/200AFR''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 200 MHz with a [[FSB]] of 66 MHz consumed 12.2 W.
 
'''K6-2/200AFR''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 200 MHz with a [[FSB]] of 66 MHz consumed 12.2 W.

Latest revision as of 10:11, 5 January 2019

Edit Values
K6-2/200AFR
General Info
DesignerAMD
ManufacturerAMD
Model NumberK6-2/200AFR
Part NumberAMD-K6-2/200AFR
MarketDesktop
IntroductionMay 28, 1998 (announced)
June 4, 1998 (launched)
ShopAmazon
General Specs
FamilyK6-2
SeriesK6-2 Desktop
Frequency200 MHz
Bus typeFSB
Bus speed66.66 MHz
Bus rate66.66 MT/s
Clock multiplier3
CPUID580
Microarchitecture
MicroarchitectureK6-2
PlatformSuper 7
Core NameChomper
Core Family5
Core Model8
Core Stepping0
Process0.25 µm
Transistors9,300,000
TechnologyCMOS
Die81 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation12.2 W
Vcore2.2 V ± 0.1 V
VI/O3.3675 V ± 7%
Tcase0 °C – 70 °C
Tstorage-65 °C – 150 °C

K6-2/200AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 200 MHz with a FSB of 66 MHz consumed 12.2 W.

Cache[edit]

Main article: K6-2 § Cache

L2$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

  • Auto-power down state
  • Stop clock state
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-2/k6-2-200afr&oldid=85629"
Facts about "K6-2/200AFR - AMD"
RDF feed
l1d$ description2-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description2-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +