From WikiChip
Difference between revisions of "intel/xeon e5/e5-2696 v4"
m (Bot: Replacing old {{mpu expansions}} template with {{expansions}}) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
Line 1: | Line 1: | ||
{{intel title|Xeon E5-2696 v4}} | {{intel title|Xeon E5-2696 v4}} | ||
− | {{ | + | {{chip |
| name = Xeon E5-2696 v4 | | name = Xeon E5-2696 v4 | ||
| no image = Yes | | no image = Yes |
Latest revision as of 15:28, 13 December 2017
Edit Values | |
Xeon E5-2696 v4 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | E5-2696 v4 |
Part Number | CM8066002402501 |
S-Spec | SR2J0 |
Market | Server |
Introduction | June 20, 2016 (announced) June 20, 2016 (launched) |
Shop | Amazon |
General Specs | |
Family | Xeon E5 |
Series | E5-2000 |
Locked | Yes |
Frequency | 2,200 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 3,700 MHz (1 core), 3,700 MHz (2 cores), 3,500 MHz (3 cores), 3,400 MHz (4 cores), 3,300 MHz (5 cores), 3,200 MHz (6 cores), 3,100 MHz (7 cores), 3,000 MHz (8 cores), 2,900 MHz (9 cores), 2,800 MHz (10 cores), 2,800 MHz (11 cores), 2,800 MHz (12 cores), 2,800 MHz (13 cores), 2,800 MHz (14 cores), 2,800 MHz (15 cores), 2,800 MHz (16 cores), 2,800 MHz (17 cores), 2,800 MHz (18 cores), 2,800 MHz (19 cores), 2,800 MHz (20 cores), 2,800 MHz (21 cores), 2,800 MHz (22 cores) |
Bus type | QPI |
Bus speed | 4,800 MHz |
Bus rate | 2 × 9.6 GT/s |
Clock multiplier | 22 |
CPUID | 406F1 |
Microarchitecture | |
Microarchitecture | Broadwell |
Platform | Grantley EP 2S |
Chipset | C610 Series |
Core Name | Broadwell EP |
Core Family | 6 |
Core Model | 4F |
Core Stepping | B0 |
Process | 14 nm |
Transistors | 7,200,000,000 |
Technology | CMOS |
Die | 456.12 mm² |
Word Size | 64 bit |
Cores | 22 |
Threads | 44 |
Max Memory | 1,536 GiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
Vcore | 1.82 V |
VI/O | 1.2 V ± 3% |
TDP | 150 W |
Tcase | 0 °C – ? °C |
Tstorage | -25 °C – 125 °C |
The Xeon E5-2696 v4 is a 64-bit docosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for 2S environments. Operating at 2.2 GHz with a turbo boost frequency of 3.7 GHz for a single active core, this MPU has a TDP of 150 W and is manufactured on a 14 nm process (based on Broadwell).
Cache[edit]
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 704 KiB 720,896 B 0.688 MiB |
22x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 704 KiB 720,896 B 0.688 MiB |
22x32 KiB 8-way set associative (per core, write-back) |
L2$ | 5.5 MiB 5,632 KiB 5,767,168 B 0.00537 GiB |
22x256 KiB 8-way set associative (per core, write-back) |
L3$ | 55 MiB 56,320 KiB 57,671,680 B 0.0537 GiB |
22x2.5 MiB 20-way set associative (shared, per core, write-back) |
Graphics[edit]
This microprocessor has no integrated graphics processing unit.
Memory controller[edit]
Integrated Memory Controller | |
Type | DDR4-2400 |
Controllers | 1 |
Channels | 4 |
ECC Support | Yes |
Max bandwidth | 71.53 GiB/s |
Bandwidth (single) | 17.88 GiB/s |
Bandwidth (dual) | 35.76 GiB/s |
Max memory | 1,536 GiB |
Physical Address Extensions | 46 bit |
Expansions[edit]
Expansion Options
|
||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||
|
Facts about "Xeon E5-2696 v4 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E5-2696 v4 - Intel#io + |
base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
bus links | 2 + |
bus rate | 9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) + |
bus speed | 4,800 MHz (4.8 GHz, 4,800,000 kHz) + |
bus type | QPI + |
chipset | C610 Series + |
clock multiplier | 22 + |
core count | 22 + |
core family | 6 + |
core model | 4F + |
core name | Broadwell EP + |
core stepping | B0 + |
core voltage | 1.82 V (18.2 dV, 182 cV, 1,820 mV) + |
cpuid | 406F1 + |
designer | Intel + |
die area | 456.12 mm² (0.707 in², 4.561 cm², 456,120,000 µm²) + |
family | Xeon E5 + |
first announced | June 20, 2016 + |
first launched | June 20, 2016 + |
full page name | intel/xeon e5/e5-2696 v4 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Intel vPro Technology +, Transactional Synchronization Extensions +, Trusted Execution Technology + and Turbo Boost Technology 2.0 + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
io voltage | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
io voltage tolerance | 3% + |
l1d$ description | 8-way set associative + |
l1d$ size | 704 KiB (720,896 B, 0.688 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 704 KiB (720,896 B, 0.688 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 5.5 MiB (5,632 KiB, 5,767,168 B, 0.00537 GiB) + |
l3$ description | 20-way set associative + |
l3$ size | 55 MiB (56,320 KiB, 57,671,680 B, 0.0537 GiB) + |
ldate | June 20, 2016 + |
manufacturer | Intel + |
market segment | Server + |
max cpu count | 2 + |
max memory | 1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) + |
max pcie lanes | 40 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Broadwell + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E5-2696 v4 + |
name | Xeon E5-2696 v4 + |
part number | CM8066002402501 + |
platform | Grantley EP 2S + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
s-spec | SR2J0 + |
series | E5-2000 + |
smp max ways | 2 + |
tdp | 150 W (150,000 mW, 0.201 hp, 0.15 kW) + |
technology | CMOS + |
thread count | 44 + |
transistor count | 7,200,000,000 + |
turbo frequency (10 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
turbo frequency (11 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
turbo frequency (12 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
turbo frequency (13 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
turbo frequency (14 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
turbo frequency (15 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
turbo frequency (16 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
turbo frequency (17 cores) | 2,800 MHz + |
turbo frequency (18 cores) | 2,800 MHz + |
turbo frequency (19 cores) | 2,800 MHz + |
turbo frequency (1 core) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (20 cores) | 2,800 MHz + |
turbo frequency (21 cores) | 2,800 MHz + |
turbo frequency (22 cores) | 2,800 MHz + |
turbo frequency (2 cores) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
turbo frequency (3 cores) | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
turbo frequency (4 cores) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
turbo frequency (5 cores) | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
turbo frequency (6 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (7 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (8 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
turbo frequency (9 cores) | 2,900 MHz (2.9 GHz, 2,900,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |