From WikiChip
Difference between revisions of "mediatek/helio/mt6763t"
(→Utilizing devices) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
Line 1: | Line 1: | ||
{{mediatek title|Helio P23 MT6763T}} | {{mediatek title|Helio P23 MT6763T}} | ||
− | {{ | + | {{chip |
|future=Yes | |future=Yes | ||
|name=Helio P23 | |name=Helio P23 |
Revision as of 16:31, 13 December 2017
Edit Values | |
Helio P23 | |
![]() | |
General Info | |
Designer | MediaTek, ARM Holdings |
Manufacturer | TSMC |
Model Number | P23 |
Market | Mobile |
Introduction | August 28, 2017 (announced) |
General Specs | |
Family | Helio |
Series | Helio P |
Frequency | 1,650 MHz, 2,300 MHz |
Turbo Frequency | 2,500 MHz (1 core) |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Microarchitecture | Cortex-A53 |
Core Name | Cortex-A53 |
Process | 16 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 6 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Helio P23 is a mid-range performance 64-bit octa-core ARM LTE system on a chip designed by MediaTek set to launch in late 2017. This SoC, which is fabricated on TSMC's 16 nm process, incorporates eight Cortex-A53 cores with four little cores operating at up to 1.65 GHz and four big cores operating at up to 2.3 GHz. The Helio P23 supports up to 6 GiB of dual-channel LPDDR4X-3200 memory and incorporates a modem supporting LTE User Equipment (UE) category 6 and 7 (DL)/13 (UL).
Cache
- Main article: Cortex-A53 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|
|
![]() |
This section is empty; you can help add the missing info by editing this page. |
Memory controller
The Helio P23 supports either: up to 4 GiB of single-channel 32-bit LPDDR3-1866, or up to 6 GiB of dual-channel 16 bit LPDDR4X-3200 memory.
![]() |
Integrated Memory Controller
|
|||||||||||||||
|
Graphics
![]() |
Integrated Graphics Information
|
|||||||||||||||||||||||||||||||||||||||||||
|
Hardware Accelerated Video Capabilities | ||
---|---|---|
Codec | Encode | Decode |
MPEG-4 AVC (H.264) | @ 30 FPS | @ 30 FPS |
HEVC (H.265) | ✘ | @ 30 FPS |
VP9 | ✘ | ✘ |
Wireless
![]() | |||||||
Cellular | |||||||
4G |
|
---|
Camera
- 24MP (single), 13MP+13MP (dual)
- 1920 x 1080 max recording resolution @ 30 FPS
- color+mono, wide + tele zoom
Utilizing devices
- OPPO F5
This list is incomplete; you can help by expanding it.
Categories:
- all microprocessor models
- microprocessor models by mediatek
- microprocessor models by mediatek based on cortex-a53
- microprocessor models by arm holdings
- microprocessor models by arm holdings based on cortex-a53
- microprocessor models by tsmc
- future microprocessor models
- microprocessor models require attention
Facts about "Helio P23 (MT6763V/MT6763T) - MediaTek"
has 4g support | true + |
has e-utran support | true + |
has ecc memory support | false + |
has lte advanced support | true + |
integrated gpu | Mali-G71 + |
integrated gpu base frequency | 770 MHz (0.77 GHz, 770,000 KHz) + |
integrated gpu designer | ARM Holdings + |
integrated gpu execution units | 2 + |
max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
max memory channels | 2 + |
supported memory type | LPDDR4X-3200 + and LPDDR3-1866 + |
used by | OPPO F5 + and g7 + |
user equipment category | 6 + |