From WikiChip
Difference between revisions of "intel/microarchitectures/kittson"
Line 10: | Line 10: | ||
| cores = 1 | | cores = 1 | ||
| cores 2 = 2 | | cores 2 = 2 | ||
− | |||
− | |||
| pipeline = <!-- yes for following options --> | | pipeline = <!-- yes for following options --> | ||
Line 26: | Line 24: | ||
| inst = <!-- yes for instructions options --> | | inst = <!-- yes for instructions options --> | ||
− | | isa = | + | | isa = IA-64 |
− | |||
− | |||
| feature = | | feature = | ||
| extension = | | extension = |
Latest revision as of 18:54, 30 November 2017
Edit Values | |
Kittson µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2017 |
Process | 22 nm |
Core Configs | 1, 2 |
Instructions | |
ISA | IA-64 |
Succession | |
Kittson is a planned Itanium microarchitecture designed by Intel as a successor to Poulson.
Facts about "Kittson - Microarchitectures - Intel"
codename | Kittson + |
core count | 1 + and 2 + |
designer | Intel + |
first launched | 2017 + |
full page name | intel/microarchitectures/kittson + |
instance of | microarchitecture + |
instruction set architecture | IA-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Kittson + |
process | 22 nm (0.022 μm, 2.2e-5 mm) + |