From WikiChip
Difference between revisions of "qualcomm/microarchitectures/saphira"
< qualcomm

(Saphira supports ARMv8.4 (https://reviews.llvm.org/rL345827))
 
Line 13: Line 13:
 
|stages max=15
 
|stages max=15
 
|decode=4-way
 
|decode=4-way
|isa=ARMv8.3
+
|isa=ARMv8.4
 
|feature=AArch64
 
|feature=AArch64
 
|extension=Hypervisor (EL2)
 
|extension=Hypervisor (EL2)

Latest revision as of 18:12, 11 October 2019

Edit Values
Saphira µarch
General Info
Arch TypeCPU
DesignerQualcomm
ManufacturerSamsung
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages10-15
Decode4-way
Instructions
ISAARMv8.4
ExtensionsHypervisor (EL2), TrustZone (EL3), NEON, CRC32, Crypto, FP, RDM
Cache
L1I Cache64 KiB/core
8-way set associative
L1D Cache32 KiB/core
8-way set associative
L2 Cache512 KiB/duplex
8-way set associative
L3 Cache5 MiB/block
20-way set associative
Succession

Saphira is Qualcomm's successor to Falkor, an ARM microarchitecture for the server market.

Process Technology[edit]

Qualcomm has not yet disclosed the process chosen for Saphira but it will most likely be on Samsung's 8nm (DUV) or 7nm (EUV).

Release dates[edit]

Qualcomm first disclosed Saphira at the official launch of the Centriq server family on November 8, 2017.

Architecture[edit]

Key changes from Falkor[edit]

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
  • ARMv8.3 (from ARMv8)