From WikiChip
Difference between revisions of "sun microsystems/ultrasparc/stp1030bga-167"
< sun microsystems‎ | ultrasparc

Line 30: Line 30:
 
}}
 
}}
 
'''UltraSPARC-I 167MHz''' was a {{arch|64}} [[SPARC]] microprocessor designed and introduced by [[Sun Microsystems]] in late [[1995]]. This processor operates at 167 MHz and typically dissipates 28 W.
 
'''UltraSPARC-I 167MHz''' was a {{arch|64}} [[SPARC]] microprocessor designed and introduced by [[Sun Microsystems]] in late [[1995]]. This processor operates at 167 MHz and typically dissipates 28 W.
 +
 +
== Cache ==
 +
{{main|sun microsystems/microarchitectures/ultrasparc-i#Memory_Hierarchy|l1=UltraSPARC-I § Cache}}
 +
In addition to the on-chip cache, this chip also required an external cache that is either 512 KiB, 1 MiB, 2 MiB, or 4 MiB with a line size of 64 bytes.
 +
{{cache size
 +
|l1 cache=32 KiB
 +
|l1i cache=16 KiB
 +
|l1i break=1x16 KiB
 +
|l1i desc=2-way set associative
 +
|l1d cache=16 KiB
 +
|l1d break=1x16 KiB
 +
|l1d desc=16-way set associative
 +
|l1d policy=write-through
 +
}}

Revision as of 08:14, 28 November 2017

Template:mpu UltraSPARC-I 167MHz was a 64-bit SPARC microprocessor designed and introduced by Sun Microsystems in late 1995. This processor operates at 167 MHz and typically dissipates 28 W.

Cache

Main article: UltraSPARC-I § Cache

In addition to the on-chip cache, this chip also required an external cache that is either 512 KiB, 1 MiB, 2 MiB, or 4 MiB with a line size of 64 bytes.

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$32 KiB
32,768 B
0.0313 MiB
L1I$16 KiB
16,384 B
0.0156 MiB
1x16 KiB2-way set associative 
L1D$16 KiB
16,384 B
0.0156 MiB
1x16 KiB16-way set associativewrite-through
Retrieved from "https://en.wikichip.org/w/index.php?title=sun_microsystems/ultrasparc/stp1030bga-167&oldid=68618"
Facts about "UltraSPARC-I 167MHz - Sun Microsystems"
RDF feed
l1$ size32 KiB (32,768 B, 0.0313 MiB) +
l1d$ description16-way set associative +
l1d$ size16 KiB (16,384 B, 0.0156 MiB) +
l1i$ description2-way set associative +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +