Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "qualcomm/centriq/2434"
| Line 109: | Line 109: | ||
|ras=No | |ras=No | ||
|simd=No | |simd=No | ||
| − | |rdm= | + | |rdm=Yes |
}} | }} | ||
Revision as of 03:19, 9 November 2017
Template:mpu Centriq 2434 is a 64-bit 40-core ARM high-performance server microprocessor designed by Qualcomm and introduced in late 2017. This processor, which is based on the Falkor microarchitecture, is fabricated on Samsung's 10LPE process. The 2434 has a based frequency of 2.3 GHz with a TDP of 110 W and a turbo frequency of 2.5 GHz. This chip supports up to 768 GiB of hexa-channel DDR4-2666 memory.
Contents
Cache
- Main article: Falkor § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
 |
Expansion Options |
|||||||
|
||||||||
Features
[Edit/Modify Supported Features]
 |
Supported ARM Extensions & Processor Features
|
|||||||||||
|
||||||||||||
Facts about "Centriq 2434 - Qualcomm"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Centriq 2434 - Qualcomm#pcie + |
| has ecc memory support | true + |
| l1$ size | 3,840 KiB (3,932,160 B, 3.75 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 1,280 KiB (1,310,720 B, 1.25 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 2,560 KiB (2,621,440 B, 2.5 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 10 MiB (10,240 KiB, 10,485,760 B, 0.00977 GiB) + |
| l3$ description | 20-way set associative + |
| l3$ size | 50 MiB (51,200 KiB, 52,428,800 B, 0.0488 GiB) + |
| max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
| max memory channels | 6 + |
| max sata ports | 8 + |
| supported memory type | DDR4-2666 + |