From WikiChip
Difference between revisions of "qualcomm/centriq/2434"
Line 31: | Line 31: | ||
}} | }} | ||
'''Centriq 2434''' is a {{arch|64}} [[40-core]] [[ARM]] high-performance server microprocessor designed by [[Qualcomm]] and introduced in late 2017. This processor, which is based on the {{qualcomm|Falkor|l=arch}} microarchitecture, is fabricated on [[Samsung]]'s [[10 nm process|10LPE process]]. The 2434 has a based frequency of 2.3 GHz with a TDP of 110 W and a turbo frequency of 2.5 GHz. This chip supports up to 768 GiB of hexa-channel DDR4-2666 memory. | '''Centriq 2434''' is a {{arch|64}} [[40-core]] [[ARM]] high-performance server microprocessor designed by [[Qualcomm]] and introduced in late 2017. This processor, which is based on the {{qualcomm|Falkor|l=arch}} microarchitecture, is fabricated on [[Samsung]]'s [[10 nm process|10LPE process]]. The 2434 has a based frequency of 2.3 GHz with a TDP of 110 W and a turbo frequency of 2.5 GHz. This chip supports up to 768 GiB of hexa-channel DDR4-2666 memory. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|qualcomm/microarchitectures/falkor#Memory_Hierarchy|l1=Falkor § Cache}} | ||
+ | {{cache size}} |
Revision as of 03:36, 9 November 2017
Template:mpu Centriq 2434 is a 64-bit 40-core ARM high-performance server microprocessor designed by Qualcomm and introduced in late 2017. This processor, which is based on the Falkor microarchitecture, is fabricated on Samsung's 10LPE process. The 2434 has a based frequency of 2.3 GHz with a TDP of 110 W and a turbo frequency of 2.5 GHz. This chip supports up to 768 GiB of hexa-channel DDR4-2666 memory.
Cache
- Main article: Falkor § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||
|