From WikiChip
Difference between revisions of "freescale/qoriq/p2010"
< freescale/qoriq

Line 22: Line 22:
 
|core count=1
 
|core count=1
 
|thread count=1
 
|thread count=1
 +
|power=8 W
 
|tjunc min=0 °C
 
|tjunc min=0 °C
 
|tjunc max=125 °C
 
|tjunc max=125 °C

Revision as of 22:57, 24 October 2017

Template:mpu QorIQ P2010 is a 32-bit embedded POWER microprocessor introduced by Freescale in 2008. This networking/embedded processor, which is based on the e500 microarchitecture and is fabricated on a 45 nm SOI process, operates at 1.2 GHz and supports 64-bit DDR3-800 memory.

Cache

Main article: e500 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
65,536 B
0.0625 MiB
L1I$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L1D$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 

L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  1x512 KiB8-way set associativeWrite-through

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-800
Supports ECCYes
Controllers1
Channels1
Width64 bit
Max Bandwidth5.96 GiB/s
6,103.04 MiB/s
6.4 GB/s
6,399.501 MB/s
0.00582 TiB/s
0.0064 TB/s
Bandwidth
Single 5.96 GiB/s

Expansions

  • 3x 10/100/1000 Eithernet with SGMII
  • 3x PCIe 1.0a controllers with 2 SerDes
  • 1x USB 2.0
  • SD/MMC
  • SPI
  • 2x I2C
  • UART
  • SEC 3.1 Security Acceleration

Block Diagram

qoriq p2010 block diagram.png

Documents

Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
QorIQ P2010 - Freescale#package +
base frequency1,200 MHz (1.2 GHz, 1,200,000 kHz) +, 800 MHz (0.8 GHz, 800,000 kHz) +, 1,000 MHz (1 GHz, 1,000,000 kHz) + and 1,333 MHz (1.333 GHz, 1,333,000 kHz) +
core count1 +
core namee500 v2 +
designerFreescale +
familyQorIQ +
first announcedJune 16, 2008 +
first launched2009 +
full page namefreescale/qoriq/p2010 +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaPower ISA v2.03 +
isa familyPower +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ description8-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description8-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description8-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
last order2023 +
ldate2009 +
main imageFile:qoriq p2020.png +
manufacturerIBM +
market segmentNetworking + and Embedded +
max junction temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
max memory bandwidth5.96 GiB/s (6,103.04 MiB/s, 6.4 GB/s, 6,399.501 MB/s, 0.00582 TiB/s, 0.0064 TB/s) +
max memory channels1 +
microarchitecturee500 +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberP2010 +
nameP2010 +
packageTE-PBGA-II-689 +
power dissipation6.7 W (6,700 mW, 0.00898 hp, 0.0067 kW) +
process45 nm (0.045 μm, 4.5e-5 mm) +
seriesP2 +
supported memory typeDDR3-800 +
technologyCMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +