From WikiChip
Difference between revisions of "intel/core i7/i7-2720qm"
< intel‎ | core i7

Line 55: Line 55:
 
|package module 2={{packages/intel/pga-988b}}
 
|package module 2={{packages/intel/pga-988b}}
 
}}
 
}}
 +
'''Core i7-2720QM''' is a {{arch|64}} [[quad-core]] performance mobile [[x86]] microprocessor introduced by [[Intel]] in early 2011. This processor is manufactured on a [[32 nm process]] based on the {{intel|Sandy Bridge|l=arch}} microarchitecture and operates at 2.2 GHz with a [[TDP]] of 45 W and a {{intel|turbo boost}} frequency of up to 3.3 GHz. The i7-2720QM incorporates Intel's {{intel|HD Graphics 3000}} integrated graphics operating at 650 MHz with a burst frequency of 1.3 GHz. This processor supports up to 32 GiB of dual-channel DDR3-1600 memory.
  
 
== Cache ==
 
== Cache ==

Revision as of 12:09, 3 September 2017

Template:mpu Core i7-2720QM is a 64-bit quad-core performance mobile x86 microprocessor introduced by Intel in early 2011. This processor is manufactured on a 32 nm process based on the Sandy Bridge microarchitecture and operates at 2.2 GHz with a TDP of 45 W and a turbo boost frequency of up to 3.3 GHz. The i7-2720QM incorporates Intel's HD Graphics 3000 integrated graphics operating at 650 MHz with a burst frequency of 1.3 GHz. This processor supports up to 32 GiB of dual-channel DDR3-1600 memory.

Cache

Main article: Sandy Bridge § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB8-way set associativewrite-back
L3$6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
  4x1.5 MiB12-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-1600, DDR3-1333, DDR3-1066
Supports ECCNo
Max Mem32 GiB
Controllers1
Channels2
Max Bandwidth23.84 GiB/s
24,412.16 MiB/s
25.598 GB/s
25,598.005 MB/s
0.0233 TiB/s
0.0256 TB/s
Bandwidth
Single 11.92 GiB/s
Double 23.84 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 2.0
Max Lanes: 16
Configuration: 1x16, 2x8, 1x8+2x4


Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUHD Graphics 3000
DesignerIntelDevice ID0x116
Execution Units12Max Displays2
Frequency650 MHz
0.65 GHz
650,000 KHz
Burst Frequency1,300 MHz
1.3 GHz
1,300,000 KHz
OutputDP, eDP, HDMI, SDVO, CRT
Standards
DirectX10.1
OpenGL3.1
DP1.1
eDP1.1
HDMI1.4
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Flexible Display Interface (FDI)
Intel Clear Video HD

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i7/i7-2720qm&oldid=63241"
Facts about "Core i7-2720QM - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i7-2720QM - Intel#pcie +
device id0x116 +
has ecc memory supportfalse +
integrated gpuHD Graphics 3000 +
integrated gpu base frequency650 MHz (0.65 GHz, 650,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units12 +
integrated gpu max frequency1,300 MHz (1.3 GHz, 1,300,000 KHz) +
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description12-way set associative +
l3$ size6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) +
max memory bandwidth23.84 GiB/s (24,412.16 MiB/s, 25.598 GB/s, 25,598.005 MB/s, 0.0233 TiB/s, 0.0256 TB/s) +
max memory channels2 +
supported memory typeDDR3-1600 +, DDR3-1333 + and DDR3-1066 +