From WikiChip
Difference between revisions of "intel/core i7ee/i7-2920xm"
< intel‎ | core i7ee

(→‎Cache)
(→‎Memory controller)
Line 138: Line 138:
  
 
== Memory controller ==
 
== Memory controller ==
−
{{integrated memory controller
+
{{memory controller
−
| type               = DDR3-1066
+
|type=DDR3-1600
−
| type 1            = DDR3-1333
+
|type 2=DDR3-1333
−
| type 2            = DDR3-1600
+
|type 3=DDR3-1066
−
| controllers       = 1
+
|ecc=No
−
| channels           = 2
+
|max mem=32 GiB
−
| ecc support        = Yes
+
|controllers=1
−
| max bandwidth     = 25,600 MB/s
+
|channels=2
−
| max memory        = 32,768 MB
+
|max bandwidth=23.84 GiB/s
 +
|bandwidth schan=11.92 GiB/s
 +
|bandwidth dchan=23.84 GiB/s
 
}}
 
}}
  

Revision as of 21:34, 2 September 2017

Template:mpu The Core i7-2920XM Extreme Edition was a 64-bit quad-core high-end mobile microprocessor introduced by Intel in early 2011. This chip operated at 2.5 GHz with turbo mode of up to 3.5 GHz for a single core. This chip, which is based on the Sandy Bridge microarchitecture and manufactured in 32 nm process has a TDP of 55 W and supports up to 32 GiB of memory (DDR3).

Cache

Main article: Sandy Bridge § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB8-way set associativewrite-back
L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  4x2 MiB16-way set associativewrite-back

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 3000
Execution Units 12
Displays 2
Frequency 650 MHz
0.65 GHz
650,000 KHz
Max frequency 1300 MHz
1.3 GHz
1,300,000 KHz
Output DisplayPort, Embedded DisplayPort, HDMI, DVI, SDVO, CRT
DirectX 9, 10, 10.1
OpenGL 3.0
HDMI 1.4
Intel Quick Sync Video
Intel InTru 3D
Intel Insider
Intel WiDi (Wireless Display)
Intel Flexible Display Interface (FDI)
Intel Clear Video
  • Full AVC/VC1/MPEG2 HW Decode

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-1600, DDR3-1333, DDR3-1066
Supports ECCNo
Max Mem32 GiB
Controllers1
Channels2
Max Bandwidth23.84 GiB/s
24,412.16 MiB/s
25.598 GB/s
25,598.005 MB/s
0.0233 TiB/s
0.0256 TB/s
Bandwidth
Single 11.92 GiB/s
Double 23.84 GiB/s

Expansions

Template:mpu expansions

Features

Template:mpu features

See also

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i7ee/i7-2920xm&oldid=63098"
Facts about "Core i7-2920XM Extreme Edition - Intel"
RDF feed
has ecc memory supportfalse +
has featureintegrated gpu +
integrated gpuIntel HD Graphics 3000 +
integrated gpu base frequency650 MHz (0.65 GHz, 650,000 KHz) +
integrated gpu max frequency1,300 MHz (1.3 GHz, 1,300,000 KHz) +
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description16-way set associative +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
max memory bandwidth23.84 GiB/s (24,412.16 MiB/s, 25.598 GB/s, 25,598.005 MB/s, 0.0233 TiB/s, 0.0256 TB/s) +
max memory channels2 +
supported memory typeDDR3-1600 +, DDR3-1333 + and DDR3-1066 +