From WikiChip
Difference between revisions of "intel/core i7/i7-2840qm"
(→Cache) |
(→Memory controller) |
||
Line 71: | Line 71: | ||
== Memory controller == | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR3-1600 | ||
+ | |type 2=DDR3-1333 | ||
+ | |type 3=DDR3-1066 | ||
+ | |ecc=No | ||
+ | |max mem=32 GiB | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |max bandwidth=23.84 GiB/s | ||
+ | |bandwidth schan=11.92 GiB/s | ||
+ | |bandwidth dchan=23.84 GiB/s | ||
+ | }} | ||
== Expansions == | == Expansions == |
Revision as of 21:42, 2 September 2017
This specific model was only sold to a number of selected OEMs, featuring a 100 MHz speed bump over previous model.
Cache
- Main article: Sandy Bridge § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Graphics
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||
|
Facts about "Core i7-2840QM - Intel"
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |