From WikiChip
					
    Difference between revisions of "amd/ryzen 5/1600"    
                	
														m (val rep)  | 
				|||
| Line 66: | Line 66: | ||
== Memory controller ==  | == Memory controller ==  | ||
| − | |||
{{memory controller  | {{memory controller  | ||
|type=DDR4-2666  | |type=DDR4-2666  | ||
Revision as of 22:56, 20 September 2017
Template:mpu Ryzen 5 1600 is a 64-bit hexa-core mid-range performance x86 desktop microprocessor set to be introduced by AMD in early 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1600 operates at a base frequency of 3.2 GHz with a TDP of 65 W and a Boost frequency of up to 3.6 GHz. This model is a less overclockable friendly version of the 1600X. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
Cache
- Main article: Zen § Cache
 
| 
 Cache Organization  
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.  | 
|||||||||||||||||||||||||||||||||||||
  | 
|||||||||||||||||||||||||||||||||||||
Memory controller
| 
 Integrated Memory Controller 
 | 
||||||||||||||
  | 
||||||||||||||
| [Edit] Memory Configurations | |||
|---|---|---|---|
| Dual Channel | Single Rank | 2 DIMMs | DDR4-2666 | 
| 4 DIMMs | DDR4-2133 | ||
| Double Rank | 2 DIMMs | DDR4-2400 | |
| 4 DIMMs | DDR4-1866 | ||
Expansions
The 1600 includes 20 PCIe lanes - 16 for a DGP and 4 for storage (NVMe or 2 ports SATA Express).
| 
 Expansion Options 
 | 
||||||||||||||||||||||||||||
 
 
 
 
  | 
||||||||||||||||||||||||||||
- eMMC, LPC, SMBus, SPI/eSPI
 
Audio
Support Azalia High Definition Audio
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
| 
 Supported x86 Extensions & Processor Features 
 | 
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
 
  | 
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
-  This model has partial XFR support, allowing for an additional +100100 MHzMHz boost frequency.
0.1 GHz
100,000 kHz 
Facts about "Ryzen 5 1600  - AMD"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.  | Ryzen 5 1600 - AMD#io + | 
| amd xfr headroom | 100 MHz (0.1 GHz, 100,000 kHz) + | 
| has advanced vector extensions | true + | 
| has advanced vector extensions 2 | true + | 
| has amd amd-v technology | true + | 
| has amd amd-vi technology | true + | 
| has amd sensemi technology | true + | 
| has ecc memory support | true + | 
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + | 
| has simultaneous multithreading | true + | 
| has x86 advanced encryption standard instruction set extension | true + | 
| l1$ size | 576 KiB (589,824 B, 0.563 MiB) + | 
| l1d$ description | 8-way set associative + | 
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + | 
| l1i$ description | 4-way set associative + | 
| l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + | 
| l2$ description | 8-way set associative + | 
| l2$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + | 
| l3$ description | 16-way set associative + | 
| l3$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + | 
| max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + | 
| max memory channels | 2 + | 
| max pcie lanes | 20 + | 
| supported memory type | DDR4-2666 + |