From WikiChip
Difference between revisions of "amd/epyc/7401"
m (val rep) |
m |
||
| Line 45: | Line 45: | ||
|core family=23 | |core family=23 | ||
|core model=1 | |core model=1 | ||
| − | |core stepping= | + | |core stepping=B2 |
|process=14 nm | |process=14 nm | ||
|transistors=19,200,000,000 | |transistors=19,200,000,000 | ||
Revision as of 08:46, 24 September 2017
Template:mpu EPYC 7401 is a dual-socket 64-bit 24-core x86 enterprise server microprocessor introduced by AMD in mid-2017. This processor is based on the Zen microarchitecture and is manufactured on a 14 nm process. The 7401 has a base frequency of 2 GHz with a turbo frequency of 3.0 GHz for up to 12 active cores. This chip has a TDP of 170W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory per socket. The TDP is slightly lower at 155 W if DDR4-2400 is used instead.
Contents
Cache
- Main article: Zen § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
In a dual-socket configuration, the maximum supported memory doubles to 4 TiB along with the maximum theoretical bandwidth of 317.9 GiB/s.
Expansions
The EPYC 7401P has 128 Gen 3 PCIe lanes.
|
Expansion Options
|
||||||||
|
||||||||
Features
[Edit/Modify Supported Features]
Facts about "EPYC 7401 - AMD"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC 7401 - AMD#io + |
| base frequency | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
| clock multiplier | 20 + |
| core count | 24 + |
| core family | 23 + |
| core model | 1 + |
| core name | Naples + |
| core stepping | B2 + |
| designer | AMD + |
| die area | 213 mm² (0.33 in², 2.13 cm², 213,000,000 µm²) + |
| die count | 4 + |
| family | EPYC + |
| first announced | June 20, 2017 + |
| first launched | June 20, 2017 + |
| full page name | amd/epyc/7401 + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has amd amd-v technology | true + |
| has amd amd-vi technology | true + |
| has amd secure encrypted virtualization technology | true + |
| has amd secure memory encryption technology | true + |
| has amd sensemi technology | true + |
| has amd transparent secure memory encryption technology | true + |
| has ecc memory support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
| has locked clock multiplier | false + |
| has simultaneous multithreading | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| is multi-chip package | true + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 2,304 KiB (2,359,296 B, 2.25 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 768 KiB (786,432 B, 0.75 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 1,536 KiB (1,572,864 B, 1.5 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) + |
| ldate | June 20, 2017 + |
| manufacturer | GlobalFoundries + |
| market segment | Server + |
| max case temperature | 358.15 K (85 °C, 185 °F, 644.67 °R) + |
| max cpu count | 2 + |
| max memory | 2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) + |
| max memory bandwidth | 158.95 GiB/s (162,764.8 MiB/s, 170.671 GB/s, 170,671.263 MB/s, 0.155 TiB/s, 0.171 TB/s) + |
| max memory channels | 8 + |
| max pcie lanes | 128 + |
| microarchitecture | Zen + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| model number | 7401 + |
| name | EPYC 7401 + |
| package | SP3 + and FCLGA-4094 + |
| part number | PS7401BEVHCAF + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 1,850.00 (€ 1,665.00, £ 1,498.50, ¥ 191,160.50) + |
| series | 7000 + |
| smp max ways | 2 + |
| socket | SP3 + and LGA-4094 + |
| supported memory type | DDR4-2666 + and DDR4-2400 + |
| tdp | 155 W (155,000 mW, 0.208 hp, 0.155 kW) + and 170 W (170,000 mW, 0.228 hp, 0.17 kW) + |
| technology | CMOS + |
| thread count | 48 + |
| transistor count | 19,200,000,000 + |
| turbo frequency (10 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (11 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (12 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (13 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
| turbo frequency (14 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
| turbo frequency (15 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
| turbo frequency (16 cores) | 2,800 MHz (2.8 GHz, 2,800,000 kHz) + |
| turbo frequency (17 cores) | 2,800 MHz + |
| turbo frequency (18 cores) | 2,800 MHz + |
| turbo frequency (19 cores) | 2,800 MHz + |
| turbo frequency (1 core) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (20 cores) | 2,800 MHz + |
| turbo frequency (21 cores) | 2,800 MHz + |
| turbo frequency (22 cores) | 2,800 MHz + |
| turbo frequency (23 cores) | 2,800 MHz + |
| turbo frequency (24 cores) | 2,800 MHz + |
| turbo frequency (2 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (3 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (4 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (5 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (6 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (7 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (8 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| turbo frequency (9 cores) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |