From WikiChip
Difference between revisions of "intel/pentium (2009)/b980"
(→Cache) |
(→Memory controller) |
||
Line 72: | Line 72: | ||
== Memory controller == | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR3-1333 | ||
+ | |type 2=DDR3-1066 | ||
+ | |ecc=No | ||
+ | |max mem=16 GiB | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |max bandwidth=19.87 GiB/s | ||
+ | |bandwidth schan=9.93 GiB/s | ||
+ | |bandwidth dchan=19.87 GiB/s | ||
+ | }} | ||
== Expansions == | == Expansions == |
Revision as of 01:30, 22 August 2017
Cache
- Main article: Sandy Bridge § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options |
|||||
|
Graphics
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||
|
Facts about "Pentium B980 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Pentium B980 - Intel#pcie + |