Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/pentium (2009)/917"
(→Expansions) |
(→Cache) |
||
| Line 55: | Line 55: | ||
== Cache == | == Cache == | ||
| + | {{main|intel/microarchitectures/sandy_bridge#Memory_Hierarchy|l1=Sandy Bridge § Cache}} | ||
| + | {{cache size | ||
| + | |l1 cache=128 KiB | ||
| + | |l1i cache=64 KiB | ||
| + | |l1i break=2x32 KiB | ||
| + | |l1i desc=8-way set associative | ||
| + | |l1d cache=64 KiB | ||
| + | |l1d break=2x32 KiB | ||
| + | |l1d desc=8-way set associative | ||
| + | |l1d policy=write-back | ||
| + | |l2 cache=512 KiB | ||
| + | |l2 break=2x256 KiB | ||
| + | |l2 desc=8-way set associative | ||
| + | |l2 policy=write-back | ||
| + | |l3 cache=2 MiB | ||
| + | |l3 break=2x1 MiB | ||
| + | |l3 desc=8-way set associative | ||
| + | |l3 policy=write-back | ||
| + | }} | ||
== Memory controller == | == Memory controller == | ||
Revision as of 01:25, 22 August 2017
Cache
- Main article: Sandy Bridge § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
Expansions
 |
Expansion Options |
||||
|
|||||
Graphics
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||
Facts about "Pentium 917 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Pentium 917 - Intel#pcie + |