From WikiChip
					
    Difference between revisions of "intel/celeron/817"    
                	
														 (→Features)  | 
				|||
| Line 136: | Line 136: | ||
== Features ==  | == Features ==  | ||
| − | {{x86 features}}  | + | {{x86 features  | 
| + | |real=Yes  | ||
| + | |protected=Yes  | ||
| + | |smm=Yes  | ||
| + | |fpu=Yes  | ||
| + | |x8616=Yes  | ||
| + | |x8632=Yes  | ||
| + | |x8664=Yes  | ||
| + | |nx=Yes  | ||
| + | |mmx=Yes  | ||
| + | |emmx=Yes  | ||
| + | |sse=Yes  | ||
| + | |sse2=Yes  | ||
| + | |sse3=Yes  | ||
| + | |ssse3=Yes  | ||
| + | |sse41=Yes  | ||
| + | |sse42=Yes  | ||
| + | |sse4a=No  | ||
| + | |avx=No  | ||
| + | |avx2=No  | ||
| + | |avx512f=No  | ||
| + | |avx512cd=No  | ||
| + | |avx512er=No  | ||
| + | |avx512pf=No  | ||
| + | |avx512bw=No  | ||
| + | |avx512dq=No  | ||
| + | |avx512vl=No  | ||
| + | |avx512ifma=No  | ||
| + | |avx512vbmi=No  | ||
| + | |avx5124fmaps=No  | ||
| + | |avx5124vnniw=No  | ||
| + | |avx512vpopcntdq=No  | ||
| + | |abm=No  | ||
| + | |tbm=No  | ||
| + | |bmi1=No  | ||
| + | |bmi2=No  | ||
| + | |fma3=No  | ||
| + | |fma4=No  | ||
| + | |aes=No  | ||
| + | |rdrand=No  | ||
| + | |sha=No  | ||
| + | |xop=No  | ||
| + | |adx=No  | ||
| + | |clmul=Yes  | ||
| + | |f16c=No  | ||
| + | |tbt1=No  | ||
| + | |tbt2=No  | ||
| + | |tbmt3=No  | ||
| + | |bpt=No  | ||
| + | |eist=No  | ||
| + | |sst=No  | ||
| + | |flex=Yes  | ||
| + | |fastmem=Yes  | ||
| + | |ivmd=No  | ||
| + | |intelnodecontroller=No  | ||
| + | |intelnode=No  | ||
| + | |kpt=No  | ||
| + | |ptt=No  | ||
| + | |intelrunsure=No  | ||
| + | |mbe=No  | ||
| + | |isrt=No  | ||
| + | |sba=No  | ||
| + | |mwt=No  | ||
| + | |sipp=No  | ||
| + | |att=No  | ||
| + | |ipt=No  | ||
| + | |tsx=No  | ||
| + | |txt=No  | ||
| + | |ht=No  | ||
| + | |vpro=No  | ||
| + | |vtx=Yes  | ||
| + | |vtd=No  | ||
| + | |ept=No  | ||
| + | |mpx=No  | ||
| + | |sgx=No  | ||
| + | |securekey=No  | ||
| + | |osguard=No  | ||
| + | |intqat=No  | ||
| + | |3dnow=No  | ||
| + | |e3dnow=No  | ||
| + | |smartmp=No  | ||
| + | |powernow=No  | ||
| + | |amdvi=No  | ||
| + | |amdv=No  | ||
| + | |amdsme=No  | ||
| + | |amdtsme=No  | ||
| + | |amdsev=No  | ||
| + | |rvi=No  | ||
| + | |smt=No  | ||
| + | |sensemi=No  | ||
| + | |xfr=No  | ||
| + | }}  | ||
Revision as of 13:38, 20 August 2017
Template:mpu Celeron 817 is a dual-core budget mobile x86 microprocessor introduced by Intel in 2012. The Celeron 817, which is based on the Sandy Bridge microarchitecture and is manufactured on a 32 nm process, operates at 1.6 GHz with a TDP of 17 W. This chip incorporates Intel's HD Graphics integrated graphics operating at 350 MHz with a bust frequency of 800 MHz. This processor supports 16 GiB of dual-channel DDR3-1333 memory.
Cache
- Main article: Sandy Bridge § Cache
 
| 
 Cache Organization  
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.  | 
|||||||||||||||||||||||||||||||||||||
  | 
|||||||||||||||||||||||||||||||||||||
Memory controller
| 
 Integrated Memory Controller 
 | 
||||||||||||||
  | 
||||||||||||||
Expansions
Expansion Options  | 
|||||
  | 
|||||
Graphics
| 
 Integrated Graphics Information 
 | 
|||||||||||||||||||||||||||||||||||||||||||||||
  | 
|||||||||||||||||||||||||||||||||||||||||||||||
| [Edit] Sandy Bridge (Gen6) Hardware Accelerated Video Capabilities | |||||||
|---|---|---|---|---|---|---|---|
| Codec | Encode | Decode | |||||
| Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
| MPEG-2 (H.262) | ✘ | Main | Main, High | Up to 80 Mbps | |||
| MPEG-4 AVC (H.264) | Main | 4.1 | Up to 40 Mbps | Main, High | 4.1 | Up to 40 Mbps | |
| VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | Up to 40 Mbps | |||
Features
[Edit/Modify Supported Features]
| 
 Supported x86 Extensions & Processor Features 
 | 
||||||||||||||||||||||||||||||||||||||||
 
  | 
||||||||||||||||||||||||||||||||||||||||
Facts about "Celeron 817  - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.  | Celeron 817 - Intel#pcie + | 
| device id | 0x0106 + | 
| has ecc memory support | false + | 
| has feature | Intel VT-x + and Flex Memory Access + | 
| has intel flex memory access support | true + | 
| has intel vt-x technology | true + | 
| integrated gpu | HD Graphics (Sandy Bridge) + | 
| integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + | 
| integrated gpu designer | Intel + | 
| integrated gpu execution units | 6 + | 
| integrated gpu max frequency | 800 MHz (0.8 GHz, 800,000 KHz) + | 
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + | 
| l1d$ description | 8-way set associative + | 
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + | 
| l1i$ description | 8-way set associative + | 
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + | 
| l2$ description | 8-way set associative + | 
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + | 
| l3$ description | 8-way set associative + | 
| l3$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + | 
| max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + | 
| max memory channels | 2 + | 
| supported memory type | DDR3-1333 + and DDR3-1066 + |