Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/celeron/b710"
| Line 49: | Line 49: | ||
|package module 1={{packages/intel/pga-988b}} | |package module 1={{packages/intel/pga-988b}} | ||
}} | }} | ||
| − | '''Celeron B710''' is a [[single-core]] budget mobile [[x86]] microprocessor introduced by [[Intel]] in mid-[[2011]]. The Celeron B710 operates at 1.6 GHz with a [[TDP]] of 35 W. This chip incorporates Intel's {{intel|HD Graphics (Sandy Bridge)}} [[integrated graphics]] operating at 650 MHz with a bust frequency of 1 GHz. | + | '''Celeron B710''' is a [[single-core]] budget mobile [[x86]] microprocessor introduced by [[Intel]] in mid-[[2011]]. The Celeron B710 operates at 1.6 GHz with a [[TDP]] of 35 W. This chip incorporates Intel's {{intel|HD Graphics (Sandy Bridge)|HD Graphics}} [[integrated graphics]] operating at 650 MHz with a bust frequency of 1 GHz. |
== Cache == | == Cache == | ||
Revision as of 23:52, 19 August 2017
Template:mpu Celeron B710 is a single-core budget mobile x86 microprocessor introduced by Intel in mid-2011. The Celeron B710 operates at 1.6 GHz with a TDP of 35 W. This chip incorporates Intel's HD Graphics integrated graphics operating at 650 MHz with a bust frequency of 1 GHz.
Cache
- Main article: Sandy Bridge § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
 |
Expansion Options |
||||
|
|||||
Graphics
 |
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||||||||||||
| [Edit] Sandy Bridge (Gen6) Hardware Accelerated Video Capabilities | |||||||
|---|---|---|---|---|---|---|---|
| Codec | Encode | Decode | |||||
| Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
| MPEG-2 (H.262) | ✘ | Main | Main, High | Up to 80 Mbps | |||
| MPEG-4 AVC (H.264) | Main | 4.1 | Up to 40 Mbps | Main, High | 4.1 | Up to 40 Mbps | |
| VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | Up to 40 Mbps | |||
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||
Facts about "Celeron B710 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron B710 - Intel#pcie + |
| device id | 0x0106 + |
| has ecc memory support | false + |
| integrated gpu | HD Graphics (Sandy Bridge) + |
| integrated gpu base frequency | 650 MHz (0.65 GHz, 650,000 KHz) + |
| integrated gpu designer | Intel + |
| integrated gpu execution units | 6 + |
| integrated gpu max frequency | 1,000 MHz (1 GHz, 1,000,000 KHz) + |
| l1$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
| l3$ description | 12-way set associative + |
| l3$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
| max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
| max memory channels | 2 + |
| supported memory type | DDR3-1333 + and DDR3-1066 + |