From WikiChip
Difference between revisions of "intel/celeron/887e"
< intel‎ | celeron

Line 28: Line 28:
 
|core stepping=Q0
 
|core stepping=Q0
 
|process=32 nm
 
|process=32 nm
 +
|transistors=504,000,000
 
|technology=CMOS
 
|technology=CMOS
 +
|die area=131 mm²
 
|word size=64 bit
 
|word size=64 bit
 
|core count=2
 
|core count=2

Revision as of 05:24, 19 August 2017

Template:mpu

Cache

Memory controller

Expansions

Graphics

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features