Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/celeron/817"
(→Memory controller) |
|||
| Line 57: | Line 57: | ||
== Memory controller == | == Memory controller == | ||
| + | {{memory controller | ||
| + | |type=DDR3-1333 | ||
| + | |type 2=DDR3-1066 | ||
| + | |ecc=No | ||
| + | |max mem=16 GiB | ||
| + | |controllers=1 | ||
| + | |channels=2 | ||
| + | |max bandwidth=19.87 GiB/s | ||
| + | |bandwidth schan=9.93 GiB/s | ||
| + | |bandwidth dchan=19.87 GiB/s | ||
| + | }} | ||
== Expansions == | == Expansions == | ||
Revision as of 19:06, 19 August 2017
Cache
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
Graphics
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||
Facts about "Celeron 817 - Intel"
| has ecc memory support | false + |
| max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
| max memory channels | 2 + |
| supported memory type | DDR3-1333 + and DDR3-1066 + |