Difference between revisions of "intel/celeron/b840"

From WikiChip

< intel‎ | celeron

Revision as of 05:10, 18 August 2017

Template:mpu

1 Cache
2 Memory controller
3 Expansions
4 Graphics
5 Features

Cache

Memory controller

Expansions

Graphics

Features

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/b840&oldid=58463"

Facts about "Celeron B840 - Intel"

RDF feed

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Celeron B840 - Intel#package + and Celeron B840 - Intel#pcie +
base frequency	1,900 MHz (1.9 GHz, 1,900,000 kHz) +
bus links	4 +
bus rate	5,000 MT/s (5 GT/s, 5,000,000 kT/s) +
bus type	DMI 2.0 +
chipset	Cougar Point +
clock multiplier	19 +
core count	2 +
core family	6 +
core model	42 +
core name	Sandy Bridge M +
core stepping	Q0 +
core voltage (max)	1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)	0.3 V (3 dV, 30 cV, 300 mV) +
cpuid	0x206A7 +
designer	Intel +
device id	0x0106 +
die area	131 mm² (0.203 in², 1.31 cm², 131,000,000 µm²) +
family	Celeron +
first announced	July 2011 +
first launched	July 2011 +
full page name	intel/celeron/b840 +
has ecc memory support	false +
has feature	Intel VT-x +, Flex Memory Access + and Enhanced SpeedStep Technology +
has intel enhanced speedstep technology	true +
has intel flex memory access support	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
instance of	microprocessor +
integrated gpu	HD Graphics (Sandy Bridge) +
integrated gpu base frequency	650 MHz (0.65 GHz, 650,000 KHz) +
integrated gpu designer	Intel +
integrated gpu execution units	6 +
integrated gpu max frequency	1,000 MHz (1 GHz, 1,000,000 KHz) +
isa	x86-64 +
isa family	x86 +
l1$ size	128 KiB (131,072 B, 0.125 MiB) +
l1d$ description	8-way set associative +
l1d$ size	64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description	8-way set associative +
l1i$ size	64 KiB (65,536 B, 0.0625 MiB) +
l2$ description	8-way set associative +
l2$ size	0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description	8-way set associative +
l3$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldate	July 2011 +
manufacturer	Intel +
market segment	Mobile +
max cpu count	1 +
max junction temperature	373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory	16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) +
max memory bandwidth	19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) +
max memory channels	2 +
max storage temperature	398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture	Sandy Bridge +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number	B840 +
name	Celeron B840 +
package	rPGA988B +
part number	FF8062700998301 +
platform	Sandy Bridge M +
power dissipation (idle)	3.1 W (3,100 mW, 0.00416 hp, 0.0031 kW) +
process	32 nm (0.032 μm, 3.2e-5 mm) +
release price	$ 86.00 (€ 77.40, £ 69.66, ¥ 8,886.38) +
s-spec	SR0EN +
series	800 +
smp max ways	1 +
socket	Socket G2 +
supported memory type	DDR3-1333 + and DDR3-1066 +
tdp	35 W (35,000 mW, 0.0469 hp, 0.035 kW) +
technology	CMOS +
thread count	2 +
transistor count	504,000,000 +
word size	64 bit (8 octets, 16 nibbles) +

@@ Line 6: / Line 6: @@
 |manufacturer=Intel
 |model number=B840
+|s-spec=SR0EN
 |market=Mobile
 |family=Celeron
@@ Line 23: / Line 24: @@
 |core name=Sandy Bridge M
 |core family=6
+|core stepping=Q0
 |process=32 nm
 |transistors=504,000,000

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Revision as of 05:10, 18 August 2017

Contents

Cache

Memory controller

Expansions

Graphics

Features