Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/atom/c3808"
| Line 40: | Line 40: | ||
|package module 1={{packages/intel/fcbga-1310}} | |package module 1={{packages/intel/fcbga-1310}} | ||
}} | }} | ||
| − | '''Atom C3808''' is a {{arch|64}} [[dodeca-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3808, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 2 GHz with a [[TDP]] of 25 W. The C3808 supports up to a dual-channel of 256 GiB of DDR4-2133 [[ECC]] memory. | + | '''Atom C3808''' is a {{arch|64}} [[dodeca-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3808, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 2 GHz with a [[TDP]] of 25 W. The C3808 supports up to a dual-channel of 256 GiB of DDR4-2133 [[ECC]] memory. This model is part of {{intel|Denverton|l=core}}'s [[part of::Internet of Things and eTEMP SKUs]] which come with integrated {{intel|QuickAssist Technology}} and support extended ambient operating temperature (-40 °C to 85 °C). |
== Cache == | == Cache == | ||
Revision as of 06:24, 16 August 2017
Template:mpu Atom C3808 is a 64-bit dodeca-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3808, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 2 GHz with a TDP of 25 W. The C3808 supports up to a dual-channel of 256 GiB of DDR4-2133 ECC memory. This model is part of Denverton's Internet of Things and eTEMP SKUs which come with integrated QuickAssist Technology and support extended ambient operating temperature (-40 °C to 85 °C).
Cache
- Main article: Goldmont § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Facts about "Atom C3808 - Intel"
| has ecc memory support | true + |
| l1$ size | 672 KiB (688,128 B, 0.656 MiB) + |
| l1d$ description | 6-way set associative + |
| l1d$ size | 288 KiB (294,912 B, 0.281 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
| max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
| max memory channels | 2 + |
| part of | Internet of Things and eTEMP SKUs + |
| supported memory type | DDR3L-1600 + and DDR4-2133 + |