From WikiChip
Difference between revisions of "intel/atom/c3708"
< intel‎ | atom

Line 44: Line 44:
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont § Cache}}
 
{{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont § Cache}}
{{cache size}}
+
{{cache size
 +
|l1 cache=448 KiB
 +
|l1i cache=256 KiB
 +
|l1i break=8x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1i policy=write-back
 +
|l1d cache=192 KiB
 +
|l1d break=8x24 KiB
 +
|l1d desc=6-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=16 MiB
 +
|l2 break=8x2 MiB
 +
|l2 desc=16-way set associative
 +
|l2 policy=write-back
 +
}}

Revision as of 22:13, 15 August 2017

Template:mpu Atom C3708 is a 64-bit octa-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3708, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 1.7 GHz with a TDP of 17 W. The C3708 supports up to a dual-channel of 256 GiB of DDR4-2133 ECC memory.

Cache

Main article: Goldmont § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$448 KiB
458,752 B
0.438 MiB
L1I$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associativewrite-back
L1D$192 KiB
196,608 B
0.188 MiB
8x24 KiB6-way set associativewrite-back

L2$16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
  8x2 MiB16-way set associativewrite-back
Facts about "Atom C3708 - Intel"
l1$ size448 KiB (458,752 B, 0.438 MiB) +
l1d$ description6-way set associative +
l1d$ size192 KiB (196,608 B, 0.188 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description16-way set associative +
l2$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +