From WikiChip
Difference between revisions of "intel/core i5/i5-2450m"
< intel‎ | core i5

(Created page with "{{intel title|Core i5-2450M}} {{mpu |name=Core i5-2450M |model number=i5-2450M |designer=Intel |microarch=Sandy Bridge }} == Cache == == Memory controller == == Expansions...")
 
Line 2: Line 2:
 
{{mpu
 
{{mpu
 
|name=Core i5-2450M
 
|name=Core i5-2450M
 +
|no image=Yes
 +
|designer=Intel
 +
|manufacturer=Intel
 
|model number=i5-2450M
 
|model number=i5-2450M
|designer=Intel
+
|market=Mobile
 +
|family=Core i5
 +
|series=i5-2000
 +
|locked=Yes
 +
|frequency=2,500 MHz
 +
|turbo frequency1=3,100 MHz
 +
|bus type=DMI 2.0
 +
|bus links=4
 +
|bus rate=5 GT/s
 +
|clock multiplier=25
 +
|cpuid=0x206A7
 +
|isa=x86-64
 +
|isa family=x86
 
|microarch=Sandy Bridge
 
|microarch=Sandy Bridge
 +
|platform=Sandy Bridge M
 +
|chipset=Cougar Point
 +
|core name=Sandy Bridge M
 +
|core family=6
 +
|process=32 nm
 +
|transistors=624,000,000
 +
|technology=CMOS
 +
|die area=149 mm²
 +
|word size=64 bit
 +
|core count=2
 +
|thread count=4
 +
|max cpus=1
 +
|max memory=16 GiB
 +
|idle power=3.1 W
 +
|v core min=0.3 V
 +
|v core max=1.52 V
 +
|tdp=35 W
 +
|tjunc min=0 °C
 +
|tjunc max=100 °C
 +
|tstorage min=-25 °C
 +
|tstorage max=125 °C
 +
|package module 1={{packages/intel/fcbga-1023}}
 +
|package module 2={{packages/intel/pga-988b}}
 
}}
 
}}
  

Revision as of 04:12, 17 August 2017

Template:mpu

Cache

Memory controller

Expansions

Graphics

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features