From WikiChip
Difference between revisions of "renesas/r-car/e2"
< renesas‎ | r-car

(Created page with "{{renesas title|R-Car E2}} {{mpu}}")
 
Line 1: Line 1:
 
{{renesas title|R-Car E2}}
 
{{renesas title|R-Car E2}}
−
{{mpu}}
+
{{mpu
 +
|name=R-Car E2
 +
|image=r-car e2.jpg
 +
|designer=Renesas
 +
|designer 2=ARM Holdings
 +
|manufacturer=TSMC
 +
|model number=E2
 +
|part number=R8A7794
 +
|market=Embedded
 +
|first announced=October 22, 2014
 +
|first launched=June, 2016
 +
|family=R-Car
 +
|series=2nd Gen
 +
|frequency=1,000 MHz
 +
|isa=ARMv7
 +
|isa family=ARM
 +
|isa 2=SuperH
 +
|isa 2 family=SuperH
 +
|microarch=Cortex-A7
 +
|microarch 2=SH-4A
 +
|core name=Cortex-A7
 +
|core name 2=SH-4A
 +
|process=28 nm
 +
|technology=CMOS
 +
|word size=32 bit
 +
|core count=3
 +
|thread count=3
 +
|max cpus=1
 +
|v core=1.0 V
 +
|v io=3.3 V
 +
|v io 2=1.8 V
 +
|package module 1={{packages/renesas/fcbga-501}}
 +
}}

Revision as of 01:37, 22 July 2017

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=renesas/r-car/e2&oldid=55827"
Facts about "R-Car E2 - Renesas"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
R-Car E2 - Renesas#package +
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) + and 780 MHz (0.78 GHz, 780,000 kHz) +
core count3 +
core nameCortex-A7 + and SH-4A +
core voltage1 V (10 dV, 100 cV, 1,000 mV) +
designerRenesas + and ARM Holdings +
familyR-Car +
first announcedOctober 22, 2014 +
first launchedJune 2016 +
full page namerenesas/r-car/e2 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuPowerVR SGX540 +
integrated gpu base frequency260 MHz (0.26 GHz, 260,000 KHz) +
integrated gpu designerImagination Technologies +
integrated gpu execution units1 +
io voltage3.3 V (33 dV, 330 cV, 3,300 mV) + and 1.8 V (18 dV, 180 cV, 1,800 mV) +
isaARMv7 + and SuperH +
isa familyARM + and SuperH +
l1$ size192 KiB (196,608 B, 0.188 MiB) +
l1d$ size96 KiB (98,304 B, 0.0938 MiB) +
l1i$ size96 KiB (98,304 B, 0.0938 MiB) +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
ldateJune 2016 +
main imageFile:r-car e2.jpg +
manufacturerTSMC +
market segmentEmbedded +
max cpu count1 +
max memory2,048 MiB (2,097,152 KiB, 2,147,483,648 B, 2 GiB, 0.00195 TiB) +
max memory bandwidth9.93 GiB/s (10,168.32 MiB/s, 10.662 GB/s, 10,662.256 MB/s, 0.0097 TiB/s, 0.0107 TB/s) +
max memory channels2 +
microarchitectureCortex-A7 + and SH-4A +
model numberE2 +
nameR-Car E2 +
packageFCBGA-501 +
part numberR8A7794 +
process28 nm (0.028 μm, 2.8e-5 mm) +
series2nd Gen +
smp max ways1 +
supported memory typeDDR3-1333 +
technologyCMOS +
thread count3 +
word size32 bit (4 octets, 8 nibbles) +