From WikiChip
Difference between revisions of "renesas/r-car/e1"
(→Block Diagram) |
|||
Line 109: | Line 109: | ||
== Block Diagram == | == Block Diagram == | ||
+ | : [[File:rcar e1 block.png|650px]] | ||
+ | |||
+ | |||
: [[File:r-car e1 block.png|650px]] | : [[File:r-car e1 block.png|650px]] |
Revision as of 01:34, 22 July 2017
Template:mpu R-Car E1 is an entry-level performance embedded SoC for the automotive industry designed by Renesas and introduced in 2011. The E1 features a single Cortex-A9 core operating at 533 MHz. This chip incorporates Imagination's PowerVR SGX531 GPU operating at 177 MHz. This SoC supports up to 1 GiB of DDR3-1066 memory.
Announced in mid-2011, Renesas expected the E1 to begin mass production in June 2012 and reach a rate of 100,000 units per month in June 2013.
Cache
- Main article: Cortex-A9 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||
|
Memory controller
![]() |
Integrated Memory Controller
|
|||||||||||||||
|
Expansions
![]() |
Expansion Options
|
|||||||||||||||||||||||||
|
- MLB (MOST150) 6-Pin I/F
- 2 x CAN 32 Message Buffers
- MMC
- 3 x SD
Graphics
![]() |
Integrated Graphics Information
|
|||||||||||||||||||||
|
Features
[Edit/Modify Supported Features]
![]() |
Supported ARM Extensions & Processor Features
|
|||||||||
|
Block Diagram
Facts about "R-Car E1 - Renesas"
has ecc memory support | false + |
integrated gpu | PowerVR SGX531 + |
integrated gpu base frequency | 177 MHz (0.177 GHz, 177,000 KHz) + |
integrated gpu designer | Imagination Technologies + |
integrated gpu execution units | 1 + |
l1$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
max memory bandwidth | 1.99 GiB/s (2,037.76 MiB/s, 2.137 GB/s, 2,136.746 MB/s, 0.00194 TiB/s, 0.00214 TB/s) + |
max memory channels | 1 + |
supported memory type | DDR3-1066 + and DDR2-533 + |