From WikiChip
Difference between revisions of "renesas/r-car/m1s"
< renesas‎ | r-car

(Created page with "{{renesas title|R-Car M1S}} {{mpu}} '''R-Car M1S''' is a mid-range performance embedded single-core SoC for the automotive industry designed by Renesas and introduced...")
 
Line 1: Line 1:
 
{{renesas title|R-Car M1S}}
 
{{renesas title|R-Car M1S}}
−
{{mpu}}
+
{{mpu
 +
|name=R-Car M1S
 +
|no image=Yes
 +
|designer=Renesas
 +
|designer 2=ARM Holdings
 +
|manufacturer=TSMC
 +
|model number=M1S
 +
|part number=R8A77780
 +
|market=Embedded
 +
|first announced=February 16, 2011
 +
|first launched=June, 2012
 +
|release price=$70
 +
|family=R-Car
 +
|series=1st Gen
 +
|frequency=800 MHz
 +
|isa=ARMv7
 +
|isa family=ARM
 +
|isa 2=SuperH
 +
|isa 2 family=SuperH
 +
|microarch=SH-4A
 +
|core name=SH-4A
 +
|process=40 nm
 +
|technology=CMOS
 +
|word size=32 bit
 +
|core count=1
 +
|thread count=1
 +
|max memory=1 GiB
 +
|v core=1.2 V
 +
|v io=3.3 V
 +
|package module 1={{packages/renesas/fcbga-472}}
 +
}}
 
'''R-Car M1S''' is a mid-range performance embedded [[single-core]] SoC for the automotive industry designed by [[Renesas]] and introduced in 2011. The M1S features a single {{renesas|SH-4A|l=arch}} core operating at 800 MHz. This SoC supports up to 1 GiB of DDR3-1066 memory.
 
'''R-Car M1S''' is a mid-range performance embedded [[single-core]] SoC for the automotive industry designed by [[Renesas]] and introduced in 2011. The M1S features a single {{renesas|SH-4A|l=arch}} core operating at 800 MHz. This SoC supports up to 1 GiB of DDR3-1066 memory.

Revision as of 09:58, 21 July 2017

Template:mpu R-Car M1S is a mid-range performance embedded single-core SoC for the automotive industry designed by Renesas and introduced in 2011. The M1S features a single SH-4A core operating at 800 MHz. This SoC supports up to 1 GiB of DDR3-1066 memory.

Retrieved from "https://en.wikichip.org/w/index.php?title=renesas/r-car/m1s&oldid=55617"
Facts about "R-Car M1S - Renesas"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
R-Car M1S - Renesas#package +
base frequency800 MHz (0.8 GHz, 800,000 kHz) +
core count1 +
core nameSH-4A +
core voltage1.2 V (12 dV, 120 cV, 1,200 mV) +
designerRenesas +
familyR-Car +
first announcedFebruary 16, 2011 +
first launchedJune 2012 +
full page namerenesas/r-car/m1s +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuPowerVR SGX540 +
integrated gpu base frequency200 MHz (0.2 GHz, 200,000 KHz) +
integrated gpu designerImagination Technologies +
integrated gpu execution units2 +
io voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
isaSuperH +
isa familySuperH +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description4-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
ldateJune 2012 +
manufacturerTSMC +
market segmentEmbedded +
max memory1,024 MiB (1,048,576 KiB, 1,073,741,824 B, 1 GiB, 9.765625e-4 TiB) +
max memory bandwidth3.97 GiB/s (4,065.28 MiB/s, 4.263 GB/s, 4,262.755 MB/s, 0.00388 TiB/s, 0.00426 TB/s) +
max memory channels1 +
microarchitectureSH-4A +
model numberM1S +
nameR-Car M1S +
packageFCBGA-472 +
part numberR8A77780 +
process40 nm (0.04 μm, 4.0e-5 mm) +
release price$ 65.00 (€ 58.50, £ 52.65, ¥ 6,716.45) +
series1st Gen +
supported memory typeDDR2-800 + and DDR3-1066 +
technologyCMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +