From WikiChip
Difference between revisions of "intel/xeon bronze/3106"
< intel‎ | xeon bronze

Line 1: Line 1:
 
{{intel title|Xeon Bronze 3106}}
 
{{intel title|Xeon Bronze 3106}}
 
{{mpu
 
{{mpu
−
|future=Yes
 
 
|name=Xeon Bronze 3106
 
|name=Xeon Bronze 3106
−
|no image=Yes
+
|image=skylake sp (basic).png
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=3106
 
|model number=3106
−
|part number=CD8067303561900
+
|part number=BX806733106
 +
|part number 2=CD8067303561900
 +
|s-spec=SR3GL
 
|market=Server
 
|market=Server
 +
|market 2=Workstation
 +
|first announced=July 11, 2017
 +
|first launched=July 11, 2017
 +
|release price=$306.00
 
|family=Xeon Bronze
 
|family=Xeon Bronze
 
|series=3000
 
|series=3000
 
|locked=Yes
 
|locked=Yes
 
|frequency=1,700 MHz
 
|frequency=1,700 MHz
 +
|clock multiplier=17
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
Line 20: Line 26:
 
|core name=Skylake SP
 
|core name=Skylake SP
 
|core family=6
 
|core family=6
 +
|core stepping=U0
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
Line 26: Line 33:
 
|thread count=16
 
|thread count=16
 
|max cpus=2
 
|max cpus=2
 +
|max memory=768 GiB
 +
|tcase min=0 °C
 +
|tcase max=79 °C
 
|package module 1={{packages/intel/fclga-3647}}
 
|package module 1={{packages/intel/fclga-3647}}
 
}}
 
}}

Revision as of 13:03, 11 July 2017

Template:mpu Xeon Bronze 3104 is a 64-bit octa-core x86 server microprocessor set to be introduced by Intel in July 2017. This processor operates at 1.7 GHz

DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
524,288 B
0.5 MiB
L1I$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associative 
L1D$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associativewrite-back
L2$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  8x1 MiB16-way set associativewrite-back
L3$11 MiB
11,264 KiB
11,534,336 B
0.0107 GiB
  8x1.375 MiB11-way set associativewrite-back
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_bronze/3106&oldid=54137"
Facts about "Xeon Bronze 3106 - Intel"
RDF feed
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description16-way set associative +
l2$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ description11-way set associative +
l3$ size11 MiB (11,264 KiB, 11,534,336 B, 0.0107 GiB) +