From WikiChip
Difference between revisions of "intel/xeon platinum/8170"
< intel‎ | xeon platinum

m (package formatting change)
Line 14: Line 14:
 
|series=8100
 
|series=8100
 
|locked=Yes
 
|locked=Yes
−
|frequency=2.1 GHz
+
|frequency=2,100 MHz
−
|bus type=DMI 3.0
 
−
|bus links=4
 
−
|bus rate=8 GT/s
 
 
|clock multiplier=21
 
|clock multiplier=21
 
|isa=x86-64
 
|isa=x86-64
Line 29: Line 26:
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
−
|die area=<!-- XX mm² -->
 
 
|word size=64 bit
 
|word size=64 bit
 
|core count=26
 
|core count=26
 
|thread count=52
 
|thread count=52
 
|max cpus=2
 
|max cpus=2
−
|v core tolerance=<!-- OR ... -->
 
−
|v io 2=<!-- OR ... -->
 
−
|temp min=<!-- use TJ/TC whenever possible instead -->
 
−
|tjunc min=<!-- .. °C -->
 
−
|package module 2=<!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE -------------->
 
 
|package module 1={{packages/intel/fclga-3647}}
 
|package module 1={{packages/intel/fclga-3647}}
 
}}
 
}}

Revision as of 21:00, 8 July 2017

Template:mpu Xeon Platinum 8170 is a 64-bit x86 high-performance server hexacosa-core multiprocessor set to be introduced by Intel in the second quarter of 2017. This processor is based on the server configuration of the Skylake microarchitecture (a Skylake SP core) and is manufactured on Intel's 14 nm process. The 8170 operates at 2.1 GHz.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.625 MiB
1,664 KiB
1,703,936 B
L1I$832 KiB
851,968 B
0.813 MiB
26x32 KiB8-way set associative 
L1D$832 KiB
851,968 B
0.813 MiB
26x32 KiB8-way set associativewrite-back
L2$26 MiB
26,624 KiB
27,262,976 B
0.0254 GiB
  26x1 MiB16-way set associativewrite-back
L3$35.75 MiB
36,608 KiB
37,486,592 B
0.0349 GiB
  26x1.375 MiB11-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Controllers1
Channels6
Max Bandwidth119.21 GiB/s
122,071.04 MiB/s
128.001 GB/s
128,000.763 MB/s
0.116 TiB/s
0.128 TB/s
Bandwidth
Single 19.89 GiB/s
Double 39.72 GiB/s
Quad 79.47 GiB/s
Hexa 119.21 GiB/s

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
EISTEnhanced SpeedStep Technology
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
SMEPOS Guard Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_platinum/8170&oldid=53440"
Facts about "Xeon Platinum 8170 - Intel"
RDF feed
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions + and OS Guard +
has intel enhanced speedstep technologytrue +
has intel supervisor mode execution protectiontrue +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1$ size1,664 KiB (1,703,936 B, 1.625 MiB) +
l1d$ description8-way set associative +
l1d$ size832 KiB (851,968 B, 0.813 MiB) +
l1i$ description8-way set associative +
l1i$ size832 KiB (851,968 B, 0.813 MiB) +
l2$ description16-way set associative +
l2$ size26 MiB (26,624 KiB, 27,262,976 B, 0.0254 GiB) +
l3$ description11-way set associative +
l3$ size35.75 MiB (36,608 KiB, 37,486,592 B, 0.0349 GiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
supported memory typeDDR4-2666 +
x86/has memory protection extensionstrue +