Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i7ee/i7-975"
m (Bot: corrected param) |
m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) |
||
| Line 103: | Line 103: | ||
== Features == | == Features == | ||
| − | {{ | + | {{x86 features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes | ||
Revision as of 14:46, 13 December 2017
Template:mpu The Core i7-975 Extreme Edition is a 64-bit quad-core microprocessor introduced by Intel in mid-2009. The i7-975 along with the i7-965 became Intel's flagship desktop microprocessors for the Nehalem microarchitecture. This processor operates at 3.33 GHz with turbo frequency of up to 3.6 GHz for a single core. This chip supports up to 24 GiB of memory and has a thermal design power of 130 W.
Cache
- Main article: Nehalem's Cache
| Cache Info [Edit Values] | ||
| L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 4-way set associative (per core; writeback/allocate) |
| L1D$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core; writeback/allocate) |
| L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
4x256 KiB 8-way set associative (per core; writeback/allocate) |
| L3$ | 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB |
16-way set associative (writeback/allocate) |
Memory controller
| Integrated Memory Controller | |
| Type | DDR3-800, DDR3-1066 |
| Controllers | 1 |
| Channels | 3 |
| ECC Support | No |
| Max bandwidth | 25,600 MB/s |
| Max memory | 24 GiB |
Graphics
This MPU has no integrated graphics processing unit.
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||
|
||||||||||||||||||||
See also
Facts about "Core i7-975 Extreme Edition - Intel"
| has extended page tables support | true + |
| has feature | Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology + and Extended Page Tables + |
| has intel enhanced speedstep technology | true + |
| has intel turbo boost technology 1 0 | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |