From WikiChip
Difference between revisions of "intel/atom/230"
m (Bot: corrected param) |
m (Bot: Automated text replacement (-|avx512=No +)) |
||
Line 117: | Line 117: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
− | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No |
Revision as of 00:16, 11 July 2017
Template:mpu Atom 230 is an ultra-low power 64-bit x86 single-core microprocessor introduced by Intel in mid-2008. The 230 is specifically designed for nettops and various other mobile internet connected devices. This processor, which was fabricated on Intel's 45 nm process, was based on the Bonnell microarchitecture. The Atom 230 operates at 1.6 GHz with a TDP of 4 W operating over a QDR FSB operating at 533 MT/s.
Cache
- Main article: Bonnell § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
This processor has no integrated memory controller.
Graphics
This processor has no integrated graphics.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||
|
Documents
Datasheets
- Atom 230 Datasheet, April 2010
Other
- Atom 200 Series Specification Update, April 2010
- Atom 200 Series Thermal and Mechanical Design Guidelines, June 2008
Facts about "Atom 230 - Intel"
has feature | Hyper-Threading Technology + |
has simultaneous multithreading | true + |
l1$ size | 56 KiB (57,344 B, 0.0547 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 24 KiB (24,576 B, 0.0234 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |