From WikiChip
Difference between revisions of "amd/k5/amd-k5-pr75abr"
< amd‎ | k5

m (Bot: corrected param)
m (Bot: moving all {{mpu}} to {{chip}})
 
Line 1: Line 1:
 
{{amd title|AMD-K5-PR75ABR}}
 
{{amd title|AMD-K5-PR75ABR}}
{{mpu
+
{{chip
 
| name                = AMD-K5-PR75ABR
 
| name                = AMD-K5-PR75ABR
 
| no image            = Yes
 
| no image            = Yes

Latest revision as of 15:08, 13 December 2017

Edit Values
AMD-K5-PR75ABR
General Info
DesignerAMD
ManufacturerAMD
Model NumberAMD-K5-PR75ABR
Part NumberAMD-K5-PR75ABR
MarketDesktop
Introduction1996 (announced)
October 7, 1996 (launched)
ShopAmazon
General Specs
FamilyK5
SeriesSSA/5
Frequency75 MHz
Bus typeFSB
Bus speed50 MHz
Bus rate50 MT/s
Clock multiplier1.5
CPUID501
Microarchitecture
MicroarchitectureK5
Core NameSSA/5
Core Family5
Core Model0
Core Stepping1
Process350 nm
Transistors4,300,000
TechnologyCMOS
Die161 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Max Address Mem0xFFFFFFFF
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation11.8 W
Vcore3.525 V ± 2%
Tcase0 °C – 70 °C
Tstorage-65°C – 150 °C

AMD-K5-PR75ABR was a 32-bit x86 microprocessor developed by AMD and released in 1996. This chip was sold as Pentium 75 MHz equivalent. The processor used AMD's 2nd revision of their K5 microarchitecture, operating at 75 MHz with a TDP of 11.8 W.

Cache[edit]

Main article: K5 § Cache
Cache Info [Edit Values]
L1I$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative
L1D$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative

Die Shot[edit]

AMD K5 PR75 die.JPG

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

  • P75 P-Rating
  • Auto-power down state
  • Stop clock state

See also[edit]

Facts about "AMD-K5-PR75ABR - AMD"
l1d$ description4-way set associative +
l1d$ size8 KiB (8,192 B, 0.00781 MiB) +
l1i$ description4-way set associative +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
processor p-ratingP75 +