Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:x86 features"
(Adding the various AVX-512 flags) |
|||
| Line 23: | Line 23: | ||
-->{{#if: {{istrue|{{{avx|}}}}} | <tr><th style="width: 100px;">AVX</th><td>Advanced Vector Extensions</td></tr>[[has feature::Advanced Vector Extensions| ]][[has advanced vector extensions::true| ]] }}<!-- | -->{{#if: {{istrue|{{{avx|}}}}} | <tr><th style="width: 100px;">AVX</th><td>Advanced Vector Extensions</td></tr>[[has feature::Advanced Vector Extensions| ]][[has advanced vector extensions::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{avx2|}}}}} | <tr><th style="width: 100px;">AVX2</th><td>Advanced Vector Extensions 2</td></tr>[[has feature::Advanced Vector Extensions 2| ]][[has advanced vector extensions 2::true| ]] }}<!-- | -->{{#if: {{istrue|{{{avx2|}}}}} | <tr><th style="width: 100px;">AVX2</th><td>Advanced Vector Extensions 2</td></tr>[[has feature::Advanced Vector Extensions 2| ]][[has advanced vector extensions 2::true| ]] }}<!-- | ||
| − | -->{{#if: {{istrue|{{{ | + | -->{{#if: {{istrue|{{{avx512f|{{{avx512cd|{{{avx512er|{{{avx512pf|{{{avx512bw|{{{avx512dq|{{{avx512vl|{{{avx512ifma|{{{avx512vbmi|{{{avx5124fmaps|{{{avx5124vnniw|{{{avx512vpopcntdq|}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} | <tr><th style="width: 100px;">AVX-512</th><td>Advanced Vector 512-bit</td></tr> }}<!-- |
| + | -->{{#if: {{istrue|{{{avx512f|}}}}} | <tr><th style="width: 100px;">AVX512F</th><td>AVX-512 Foundation</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512cd|}}}}} | <tr><th style="width: 100px;">AVX512CD</th><td>AVX-512 Conflict Detection</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512er|}}}}} | <tr><th style="width: 100px;">AVX512ER</th><td>AVX-512 Exponential and Reciprocal</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512pf|}}}}} | <tr><th style="width: 100px;">AVX512PF</th><td>AVX-512 Prefetch</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512bw|}}}}} | <tr><th style="width: 100px;">AVX512BW</th><td>AVX-512 Byte and Word</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512dq|}}}}} | <tr><th style="width: 100px;">AVX512DQ</th><td>AVX-512 Doubleword and Quadword</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512vl|}}}}} | <tr><th style="width: 100px;">AVX512VL</th><td>AVX-512 Vector Length</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512ifma|}}}}} | <tr><th style="width: 100px;">AVX512IFMA</th><td>AVX-512 Integer Fused Multiply-Add</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512vbmi|}}}}} | <tr><th style="width: 100px;">AVX512VBMI</th><td>AVX-512 Vector Bit Manipulation</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx5124fmaps|}}}}} | <tr><th style="width: 100px;">AVX5124FMAPS</th><td>AVX-512 Fused Multiply Accumulation Packed Single precision</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx5124vnniw|}}}}} | <tr><th style="width: 100px;">AVX5124VNNIW</th><td>AVX-512 Vector Neural Network Instructions Word Variable Precision</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512vpopcntdq|}}}}} | <tr><th style="width: 100px;">AVX-512</th><td>AVX-512 Vector Population Count Doubleword and Quadword </td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>Advanced Bit Manipulation</td></tr> }}<!-- | -->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>Advanced Bit Manipulation</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>Trailing Bit Manipulation</td></tr> }}<!-- | -->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>Trailing Bit Manipulation</td></tr> }}<!-- | ||
Revision as of 23:54, 10 July 2017
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||