From WikiChip
Difference between revisions of "intel/core i7ee/i7-965"
< intel‎ | core i7ee

m (Bot: corrected mem)
m (Bot: corrected mem)
Line 48: Line 48:
 
| thread count        = 8
 
| thread count        = 8
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 24 GB
+
| max memory          = 24 GiB
  
 
| electrical          = Yes
 
| electrical          = Yes
Line 64: Line 64:
 
| socket type        = LGA
 
| socket type        = LGA
 
}}
 
}}
The '''Core i7-965 {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} quad-core microprocessor introduced by [[Intel]] in  mid-2009. The i7-965 along with the {{\\|i7-975}} became Intel's flagship desktop microprocessors for the {{intel|Nehalem}} microarchitecture. This processor operates at 3.2 GHz with turbo frequency of up to 3.47 GHz for a single core. This chip supports up to 24 GB of memory and has a  thermal design power of 130 W.
+
The '''Core i7-965 {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} quad-core microprocessor introduced by [[Intel]] in  mid-2009. The i7-965 along with the {{\\|i7-975}} became Intel's flagship desktop microprocessors for the {{intel|Nehalem}} microarchitecture. This processor operates at 3.2 GHz with turbo frequency of up to 3.47 GHz for a single core. This chip supports up to 24 GiB of memory and has a  thermal design power of 130 W.
  
 
== Cache ==
 
== Cache ==

Revision as of 18:39, 23 June 2017

Template:mpu The Core i7-965 Extreme Edition is a 64-bit quad-core microprocessor introduced by Intel in mid-2009. The i7-965 along with the i7-975 became Intel's flagship desktop microprocessors for the Nehalem microarchitecture. This processor operates at 3.2 GHz with turbo frequency of up to 3.47 GHz for a single core. This chip supports up to 24 GiB of memory and has a thermal design power of 130 W.

Cache

Main article: Nehalem's Cache
Cache Info [Edit Values]
L1I$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 4-way set associative (per core; writeback/allocate)
L1D$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core; writeback/allocate)
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
4x256 KiB 8-way set associative (per core; writeback/allocate)
L3$ 8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
16-way set associative (writeback/allocate)

Memory controller

Integrated Memory Controller
Type DDR3-800, DDR3-1066
Controllers 1
Channels 3
ECC Support No
Max bandwidth 25,600 MB/s
Max memory 24 GiB

Graphics

This MPU has no integrated graphics processing unit.

Features

Template:mpu features

See also

l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description16-way set associative +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +