Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am186ex/am186em–25ki\w"
m (Bot: corrected mem) |
m (Bot: corrected param) |
||
| Line 10: | Line 10: | ||
| model number = Am186EM–25KI\W | | model number = Am186EM–25KI\W | ||
| part number = Am186EM–25KI\W | | part number = Am186EM–25KI\W | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Embedded | | market = Embedded | ||
| first announced = | | first announced = | ||
Latest revision as of 15:56, 30 June 2017
| Am186EM–25KI\W | |||||||||||
| Designer | AMD | ||||||||||
| Manufacturer | AMD | ||||||||||
| Model Number | Am186EM–25KI\W | ||||||||||
| Part Number | Am186EM–25KI\W | ||||||||||
| Market | Embedded | ||||||||||
| Introduction | 1995 (launch) | ||||||||||
| General information | |||||||||||
| Family | Am186Ex | ||||||||||
| Series | Am186EM | ||||||||||
| Frequency | 25 MHz 0.025 GHz
25,000 kHz | ||||||||||
| Bus speed | 6.25 MHz 0.00625 GHz
6,250 kHz | ||||||||||
| Bus rate | 6.25 MT/s 0.00625 GT/s
6,250 kT/s | ||||||||||
| Microarchitecture | |||||||||||
| Microarchitecture | 80186 | ||||||||||
| Core name | Am186 | ||||||||||
| Word size | 16 bit 2 octets
4 nibbles | ||||||||||
| Core count | 1 | ||||||||||
| Max CPUs | 1 | ||||||||||
| Electrical | |||||||||||
| Vcore | 5 V 50 dV ± 5%
500 cV 5,000 mV | ||||||||||
| Tcase | -40 °C 233.15 K – 85 °C-40 °F 419.67 °R 358.15 K
185 °F 644.67 °R | ||||||||||
| Tstorage | -65 °C 208.15 K – 125 °C-85 °F 374.67 °R 398.15 K
257 °F 716.67 °R | ||||||||||
| Max Memory | 1 MiB 1,024 KiB
1,048,576 B 9.765625e-4 GiB 9.536743e-7 TiB | ||||||||||
| Pins | |||||||||||
| Pins | 100 | ||||||||||
| IRQ lines | 6 | ||||||||||
| I/O ports | 32 | ||||||||||
| Packaging | |||||||||||
| |||||||||||
Am186EM–25KI\W is a microcontroller designed by AMD and introduced in 1995. This MCU incorporated the Am186 core which operated at 25 MHz. Additionally this chip included many other features such as 32 general purpose I/O lines, DMA controller, UART, and a watchdog timer. This model supports industrial temperature range.
Cache[edit]
- Main article: 80186 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
| L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- Industrial temperature range
- Single clock input
- Interrupt Control Unit
- General Purpose DMA (2 independent channels)
- 3 x 16-bit timers
- Watchdog Timer
- UART
- 32x General Purpose IO
- Synchronous Serial Interface
- 6 x external interrupts
Documents[edit]
Datasheets[edit]
- Am186EM/EMLV; Publication #19168
Manuals[edit]
Facts about "Am186EM–25KI\W - AMD"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Am186EM–25KI\W - AMD#package_1 + |
| base frequency | 25 MHz (0.025 GHz, 25,000 kHz) + |
| bus rate | 6.25 MT/s (0.00625 GT/s, 6,250 kT/s) + |
| bus speed | 6.25 MHz (0.00625 GHz, 6,250 kHz) + |
| core count | 1 + |
| core name | Am186 + |
| core voltage | 5 V (50 dV, 500 cV, 5,000 mV) + |
| core voltage tolerance | 5% + |
| designer | AMD + |
| family | Am186Ex + |
| first launched | 1995 + |
| full page name | amd/am186ex/am186em–25ki\w + |
| instance of | microcontroller + |
| l1$ size | 0 KiB (0 B, 0 MiB) + |
| l2$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
| manufacturer | AMD + |
| market segment | Embedded + |
| max case temperature | 358.15 K (85 °C, 185 °F, 644.67 °R) + |
| max memory | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB, 9.536743e-7 TiB) + |
| max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
| microarchitecture | 80186 + |
| min case temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
| min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
| model number | Am186EM–25KI\W + |
| name | Am186EM–25KI\W + |
| package | PQFP-100 + |
| part number | Am186EM–25KI\W + |
| pin count | 100 + |
| series | Am186EM + |
| word size | 16 bit (2 octets, 4 nibbles) + |