- 
         WikiChip 
        WikiChip
 
- 
        
             Architectures 
        Popular x86
 - 
                                Intel- Client
- Server
- Big Cores
- Small Cores
 
- 
                                AMD
 Popular ARM
 - 
                                ARM- Server
- Big
- Little
 
- 
                                Cavium
- 
                                Samsung
 
- 
                                
- 
         Chips 
        Popular Families
 - 
                                Ampere
- 
                                Apple
- 
                                Cavium
- 
                                HiSilicon
- 
                                MediaTek
- 
                                NXP
- 
                                Qualcomm
- 
                                Renesas
- 
                                Samsung
 
- 
                                
From WikiChip
					
    Difference between revisions of "amd/am486/am486sx2-66"    
                	
														| m (Bot: corrected mem) | m (Bot: Automated text replacement  (-\| electrical += Yes +)) | ||
| Line 49: | Line 49: | ||
| | max memory addr     =   | | max memory addr     =   | ||
| − | + | ||
| | power               =   | | power               =   | ||
| | v core              = 5 V | | v core              = 5 V | ||
Revision as of 21:45, 23 June 2017
Template:mpu Am486SX2-66 was an 80486-compatible microprocessor introduced by AMD in early 1994. This processor has a clock multiplier of 2 with a core frequency of 66 MHz and a bus frequency of 33 MHz. As with the rest of the 486SX series, this MPU does not have a functional FPU on-die.
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KiB 8,192 B  0.00781 MiB | 1x8 KiB 4-way set associative (unified, write-through policy) | 
Graphics
This chip had no integrated graphics processing unit.
See also
Facts about "Am486SX2-66  - AMD"
| l1$ description | 4-way set associative + | 
| l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |