From WikiChip
Difference between revisions of "cavium/octeon plus/cn5860-1000bg1521-nsp"
m (Bot: change package to new layout) |
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
||
Line 52: | Line 52: | ||
| max memory addr = | | max memory addr = | ||
− | + | ||
| power = 40 W | | power = 40 W | ||
| v core = | | v core = |
Revision as of 21:26, 23 June 2017
Template:mpu CN5860-1000 NSP is a 64-bit hexadeca-core MIPS network service microprocessor (NSP) designed by Cavium and introduced in 2007. This processor, which incorporates sixteen cnMIPS cores, operates at 1 GHz and supports up to DDR2-800 ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance network services software such as encryption, RegEx, compression/decompression, and TCP acceleration.
Contents
Cache
- Main article: cnMIPS § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options
|
||||||||||||||||
|
Networking
Networking
|
||||||||
|
Hardware Accelerators
[Edit/Modify Accelerators Info]
Hardware Accelerators
|
||||||||||||||||||||||||
|
Block diagram
Datasheet
Facts about "CN5860-1000 NSP - Cavium"