From WikiChip
Difference between revisions of "amd/epyc/7401"
(→Memory controller) |
|||
Line 38: | Line 38: | ||
|turbo frequency23=2,800 MHz | |turbo frequency23=2,800 MHz | ||
|turbo frequency24=2,800 MHz | |turbo frequency24=2,800 MHz | ||
− | |||
− | |||
|clock multiplier=20 | |clock multiplier=20 | ||
|isa=x86-64 | |isa=x86-64 |
Revision as of 20:43, 21 June 2017
Template:mpu EPYC 7401 is a dual-socket 64-bit 24-core x86 enterprise server microprocessor introduced by AMD in mid-2017. This processor is based on the Zen microarchitecture and is manufactured on a 14 nm process. The 7401 has a base frequency of 2 GHz with a turbo frequency of 3.0 GHz for up to 12 active cores. This chip has a TDP of 170W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory per socket. The TDP is slightly lower at 155 W if DDR4-2400 is used instead.
Contents
Cache
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
In a dual-socket configuration, the maximum supported memory doubles to 4 TiB along with the maximum theoretical bandwidth of 317.9 GiB/s.
Expansions
The EPYC 7401P has 128 Gen 3 PCIe lanes.
Expansion Options
|
||||||||
|
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "EPYC 7401 - AMD"