From WikiChip
Difference between revisions of "dec/microarchitectures/alpha 21164"
< dec

Line 13: Line 13:
 
|renaming=No
 
|renaming=No
 
|stages min=7
 
|stages min=7
|stages max=9
+
|stages max=12
 
|decode=4-way
 
|decode=4-way
 
|isa=Alpha
 
|isa=Alpha

Revision as of 07:03, 13 June 2017

Edit Values
Alpha 21164 µarch
General Info
Arch TypeCPU
DesignerDEC
ManufacturerDEC
IntroductionJanuary, 1995
Process0.5 µm
Core Configs1
Pipeline
TypeSuperscalar
OoOENo
SpeculativeYes
Reg RenamingNo
Stages7-12
Decode4-way
Instructions
ISAAlpha
Cache
L1I Cache8 KiB/core
direct-mapped
L1D Cache8 KiB/core
direct-mapped
L2 Cache96 KiB/core
3-way set associative
L3 Cache1-64 MiB/motherboard
direct-mapped
Succession

Alpha 21164 was an Alpha microarchitecture designed by DEC and introduced in 1995 as a successor to the Alpha 21064 architecture.