From WikiChip
Difference between revisions of "intel/core i9/i9-7900x"
< intel‎ | core i9

Line 84: Line 84:
 
}}
 
}}
 
'''Core i9-7900X''' is a {{arch|64}} [[deca-core]] high-performance [[x86]] desktop microprocessor introduced by [[Intel]] in mid-[[2017]].  This chip, which is based on the {{intel|Skylake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process]]. The i7-7900X operates at 3.3 GHz with a TDP of 140 W and a {{intel|Turbo Boost}} frequency of 4.3 GHz. The processor supports up to 128 GiB of quad-channel DDR4-2666 memory.
 
'''Core i9-7900X''' is a {{arch|64}} [[deca-core]] high-performance [[x86]] desktop microprocessor introduced by [[Intel]] in mid-[[2017]].  This chip, which is based on the {{intel|Skylake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process]]. The i7-7900X operates at 3.3 GHz with a TDP of 140 W and a {{intel|Turbo Boost}} frequency of 4.3 GHz. The processor supports up to 128 GiB of quad-channel DDR4-2666 memory.
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 +
{{cache size
 +
|l1 cache=640 KiB
 +
|l1i cache=320 KiB
 +
|l1i break=10x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1d cache=320 KiB
 +
|l1d break=10x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=10 MiB
 +
|l2 break=10x1 MiB
 +
|l2 desc=16-way set associative
 +
|l2 policy=write-back
 +
|l3 cache=13.75 MiB
 +
|l3 break=10x1.375 MiB
 +
|l3 desc=11-way set associative
 +
|l3 policy=write-back
 +
}}

Revision as of 04:13, 31 May 2017

Template:mpu Core i9-7900X is a 64-bit deca-core high-performance x86 desktop microprocessor introduced by Intel in mid-2017. This chip, which is based on the Skylake microarchitecture, is fabricated on Intel's 14 nm process. The i7-7900X operates at 3.3 GHz with a TDP of 140 W and a Turbo Boost frequency of 4.3 GHz. The processor supports up to 128 GiB of quad-channel DDR4-2666 memory.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$640 KiB
655,360 B
0.625 MiB
L1I$320 KiB
327,680 B
0.313 MiB
10x32 KiB8-way set associative 
L1D$320 KiB
327,680 B
0.313 MiB
10x32 KiB8-way set associativewrite-back

L2$10 MiB
10,240 KiB
10,485,760 B
0.00977 GiB
  10x1 MiB16-way set associativewrite-back

L3$13.75 MiB
14,080 KiB
14,417,920 B
0.0134 GiB
  10x1.375 MiB11-way set associativewrite-back
Facts about "Core i9-7900X - Intel"
l1$ size640 KiB (655,360 B, 0.625 MiB) +
l1d$ description8-way set associative +
l1d$ size320 KiB (327,680 B, 0.313 MiB) +
l1i$ description8-way set associative +
l1i$ size320 KiB (327,680 B, 0.313 MiB) +
l2$ description16-way set associative +
l2$ size10 MiB (10,240 KiB, 10,485,760 B, 0.00977 GiB) +
l3$ description11-way set associative +
l3$ size13.75 MiB (14,080 KiB, 14,417,920 B, 0.0134 GiB) +