Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon platinum/8170"
| Line 126: | Line 126: | ||
|l2 cache=26 MiB | |l2 cache=26 MiB | ||
|l2 break=26x1 MiB | |l2 break=26x1 MiB | ||
| − | |l2 desc= | + | |l2 desc=16-way set associative |
|l2 policy=write-back | |l2 policy=write-back | ||
|l3 cache=35.75 MiB | |l3 cache=35.75 MiB | ||
Revision as of 12:39, 26 May 2017
Template:mpu Xeon Platinum 8170 is a 64-bit x86 high-performance server hexacosa-core multiprocessor set to be introduced by Intel in the second quarter of 2017. This processor is based on the server configuration of the Skylake microarchitecture (a Skylake SP core) and is manufactured on Intel's 14 nm process. The 8170 operates at 2.1 GHz.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Skylake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||
|
||||||||||||
Facts about "Xeon Platinum 8170 - Intel"
| has ecc memory support | true + |
| l1$ size | 1,664 KiB (1,703,936 B, 1.625 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 832 KiB (851,968 B, 0.813 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 832 KiB (851,968 B, 0.813 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 26 MiB (26,624 KiB, 27,262,976 B, 0.0254 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 35.75 MiB (36,608 KiB, 37,486,592 B, 0.0349 GiB) + |
| max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
| max memory channels | 6 + |
| supported memory type | DDR4-2666 + |